Implementation and Design of Voltage-Mode PWM Control CMOS Boost Power Converter with Protection Circuits

Abstract:

A lower power consumption, smaller output ripple and better regulation boost power converter controlled by voltage feedback and pulse-width modulation (PWM) mode is implemented in this paper. The over-current protection and soft-start circuit can produce a slowly rising output voltage without extra clock or any external component to prevent inrush current and output voltage overshoot during the start-up period of the converter. The converter is designed and simulated using the TSMC 0.35μm 2P4M CMOS Process. Hspice simulation results show that, the boost converter having chip size with power efficiency about . This chip can operate with input supply voltage from to , and its output voltage can stable at and less than ripple voltage at maximum loading current . The simulation shows the circuit has about of soft-start time and can inhibit the inrush current when the power on.

• Periodical: Advanced Materials Research (Volumes 1070-1072)
• Pages: 1580-1585
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.1070-1072.1580
• Online since: December 2014
• Authors: Min Chin Lee, Ming Chia Hsieh, Yong Ruey Lee
• Keywords: Boost Power Converter, Current Reference Circuit, Hysteretic Comparator, Maximum Voltage Selector, Non-Overlap Buffer, Soft-Start Circuit

References

[1] F.F. Ma, W. Z . Chen and J. C. Wu, A Monolithic Current-Mode Buck Converter with Advanced Control and Protection Circuits, IEEE Tran. On Power Electronics, Vol. 22, No. 5, pp.1836-1846, September, (2007).

DOI: 10.1109/tpel.2007.904237

[2] Wan-Rone Liou and Chun-Ting Kuo, A High Efficiency Dual-Mode Boost Regulator, Master Thesis, NTOU. June (2007).

[3] C. Y. Wu and T. Y. Yu, A high-efficiency synchronous CMOS switching regulator with PWM/PFM mode operation, Master Thesis, NCTU, July (2003).

[4] Wan-Rone Liou and Tseng, Chun-Chang, Design of a Low EMI Synchronous Dual-Mode Boost Regulator, Master Thesis, NTPU. July (2010).

[5] C.F. Lee and P.K.T. Mok, On-Chip Current Sensing Technique for CMOS Monolithic Switch-Mode power Converters, IEEE International Symposium on Circuits and Systems, Vol. V, pp.265-268, May (2002).

DOI: 10.1109/iscas.2002.1010691

[6] Hong-Yi Huang, Lab for Analog Integrated Circuits Design, (2003).

[7] Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design, Oxford University, (2002).

[8] B. Razavi, "Design of Analog CMOS Integrated Circuits, ＂Boston, MA : McGraw-Hill, (2001).

[9] Cheung Fai Lee and Philip K. T. Mok, A Monolithic Current-Mode CMOS DC-DC Converter With On-Chip Current-Sensing Technique, IEEE, Tran. On Solid-State Circuits, Vol. 39, No. 1, pp.3-14, January (2004).

DOI: 10.1109/jssc.2003.820870

[10] S.W. Lee. Power Management, Application Report SLVA633 . Practical Feedback Loop Analysis for Voltage Mode Boost Converter, (2014).

[11] Hong-Yi Huang, Analysis of Mixed-Signal IC layout, (2006).