Fault Tolerance Design by Accurate SER Estimation Based on Ensemble Transform Matrix

Abstract:

With development of CMOS process, the minimum lithographic feature has now scaled down to regime of nano-scale. Integrated circuits (ICs) are becoming increasingly susceptible to uncertainty caused by soft errors, inherently probabilistic devices, and manufacturing variability. With all kinds of faults and errors, soft error is the most common and widespread. The different design methodology can reach different soft error tolerance ability, so we must find a way to estimate the soft error rate (SER) efficiently to make the design more fault tolerant. In this paper, we propose and investigate the ensemble transform matrix model. We show that the model can describe the actual nano-scale circuit performance. We also propose criteria to evaluate the circuits’ soft error tolerance capability. Simulation shows that the proposed ensemble transform matrix model is effective and suitable for CAD tools development in nano-scale circuit and system design.

• Periodical: Advanced Materials Research (Volumes 108-111)
• Pages: 347-352
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.108-111.347
• Online since: May 2010
• Authors: Chang Hong Yu
• Keywords: Ensemble Transform Matrix, Fault Tolerance, Nano-System, SER Estimation

References

[1] J. von Neumann, Probabilistic logic and the Synthesis of Reliable Organisms from Unreliable Components, Automata Studies. Princeton University Press (1956).

DOI: 10.1515/9781400882618-003

[2] S. Roy and V. Beiu, Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures, Nanotechnology, IEEE Transactions on, vol. 4 (2005), P. 441-451.

DOI: 10.1109/tnano.2005.851251

[3] J. Chen, J. Mundy, Y. Bai, S. Chan, P. Petrica, and R. I. Bahar, A probabilistic approach to nano-computing, in In Proceedings of the Second Workshop on Non-Silicon Computing, (2003).

[4] Kundan Nepal, R. Iris Bahar, Joseph Mundy, W. R. Patterson, A. Zaslavsky, Designing logic circuits for probabilistic computation in the presence of noise, DAC (2005), P. 485-490.

DOI: 10.1145/1065579.1065706

[5] S. Krishnaswamy, G. F. Viamontes, I. L. Markov, and J. P. Hayes, Accurate reliability evaluation and enhancement via probabilistic transfer matrices, IEEE Design, Automation and Test in Europe, Proceedings, Vol. 1 (2005), P. 282-287.

DOI: 10.1109/date.2005.47

[6] J. Han, E. Taylor, J. Gao, and J. Fortes, Reliability modeling of nanoelectronic circuits, 5th IEEE Conference on Nanotechnology, vol. 1 (2005), P. 104-107.

DOI: 10.1109/nano.2005.1500703

[7] H.F. Rao, J. Chen, C.H. Yu, W.T. Ang, I-Chyn Wey, An-Yeu Wu and H. Zhao Ensemble Dependent Matrix Methodology for Probabilistic-Based Fault-tolerant �anoscale Circuit Design, IEEE International Symposium on. Circuits and Systems (2007).

DOI: 10.1109/iscas.2007.378023