Etching Effects of Nanotechnology Fabrication on CMOS Transistor Gate Wafer Manufacturing Process Integration

Abstract:

As wafer nanotechnology gate is scaling down, the fabrication technology of gate spacer for transistor becomes more critical in manufacturing processes. Because wafer fabrication technologies, sidewall spacers play an important role in the control of short channel effects by offsetting ion implantation profiles from the edge of the gate. The present study is to overcome the fabrication processes limitations and proposed modified feasible etching processes integration on the formation processing for complementary metal oxide semiconductor nanofabrication process of gate spacer technology and electrical characteristics.

• Periodical: Advanced Materials Research (Volumes 154-155)
• Pages: 938-941
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.154-155.938
• Online since: October 2010
• Authors: Chun Jen Weng
• Keywords: Etching, Nanofabrication, Patterning Integration, Transistor Gate Spacer

References

[1] B.G. Park, D.H. Kim, K.R. Kim: Superlattices and Microstructures Vol. 34 (2003) p.231.

[2] S. Mathew, R. Nagarajan, L.K. Bera, F.H. Hua, D.A. Yan, N. Balasubramanian: Thin Solid Films Vol. 63-6 (2004) p.462.

DOI: 10.1016/j.tsf.2004.05.021

[3] A. Kaneko, A. Yagishita, K. Yahashi: Int. Electron. Meet IEDM (2005) p.844.

[4] Y. Kobayashi, K. Tsutsui, K. Kakushima, V. Hariharan: ECS Transactions Vol. 6 (2007) p.83.

[5] C.W. Hsu, Y. K Fang., W. K Yeh., C.T. Lin,: Microelectron. Reliab. Vol. 48 (2008) p.1791.

[6] S. D Kim., Narasimha, R.K. Shreesh: IEEE Trans. Electron Devices Vol. 55 (2008) p.1035.

[7] A. Bansal, J. J Kim., K. Kim, S. Mukhopadhyay: Proc. IEEE Int. Freq. Control Symp. Expos. (2008), p.125.

[8] C.J. Weng, C.J. Liu: US patent US 7, 235, 491 B2 (2007).