An Systematic Modeling and Simulation Study on WIP Optimization in Semiconductor Assembly and Test Factory

Article Preview

Abstract:

The simulation, modeling and analysis of manufacturing systems for performance improvement have become increasingly important during the last few decades. This paper presents a practical solution to a manageable and well distributed work in process (WIP) control system with simulation experiment demonstrated by constructing the virtual production lines, addressing issues such as wafer kitting strategy, critical work in process level setting. The simulation WIP instances are coordinated and synchronized with production line influence factors and activities imported. Through the testing and actual practice, this simulation tool helps semiconductor assembly and test factory production managers effectively manage work-in-process (WIP) levels to compensate the impact of unexpected production variations and achieve better factory performance.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 201-203)

Pages:

1086-1092

Citation:

Online since:

February 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Yeong-Dae Kim, Dong-Ho Lee, and Jung-Ug Kim, A Simulation Study on Lot Release Control. Mask Scheduling, and Batch Scheduling in Semiconductor Wafer Fabrication Facilities, Journal of Manu/acturing Systems(1998).

DOI: 10.1016/s0278-6125(98)80024-1

Google Scholar

[2] Horng-Huei Wua, Ching-Piao Chen b, Chih-Hung Tsai c, *, Tai-Ping Tsai, A study of an enhanced simulation model for TOC supply chain replenishment system under capacity constraint, Expert Systems with Applications (2010).

DOI: 10.1109/soli.2008.4682991

Google Scholar

[3] Robin G. Qiu* Virtual production line based WIP control for semiconductor manufacturing systems, Int. J. Production Economics 95 (2005).

DOI: 10.1016/j.ijpe.2003.12.004

Google Scholar

[4] Y.G. Sandanayake , C.F. Oduoza, D.G. Proverbs, Systematic modelling and simulation approach for JIT performance optimization, Robotics and Computer-Integrated Manufacturing 24 (2008).

DOI: 10.1016/j.rcim.2008.03.013

Google Scholar

[5] Chenjiang Xue, Fei qiao, Li li Semiconductor production scheduling simulation research and realization, System Simulation Technology (2005).

Google Scholar

[6] P. Parthanadeea, ∗, J. Buddhakulsomsirib, Simulation modeling and analysis for production scheduling using real-time dispatching rules: A case study in canned fruit industry, Computers and Electronics in Agriculture 70 (2010).

DOI: 10.1016/j.compag.2009.11.002

Google Scholar

[7] WANG Zhiguo1, XU Jiahong2, ZHANG Jun3 Real-time WIP Status Monitoring Model in Discrete Manufacturing Workshop, Global Congress on Intelligent Systems.

DOI: 10.1109/gcis.2009.227

Google Scholar

[8] Na Lia, Mike Tao Zhangb, _, Shiming Dengc, Zu-Hsu Leed, Lawrence Zhange, Li Zhenga Single-station performance evaluation and improvement in semiconductor manufacturing: A graphical approach, Int. J. Production Economics 107 (2007).

Google Scholar

[9] Tsu-Ming Yeh, Fan-Yun Pai, Ching-Shih Tsou The construction of a real-time WIP exception monitoring system for semiconductor industry, 978-1-4244-2108-4/08/$25. 00 © 2008 IEEE.

DOI: 10.1109/wicom.2008.2887

Google Scholar

[10] Z. X. Guo &W. K. Wong & S. Y. S. Leung & J. T. Fan &S. F. Chan A genetic-algorithm-based optimization model for scheduling flexible assembly lines, Int J Adv Manuf Technol (2008).

DOI: 10.1007/s00170-006-0818-6

Google Scholar

[11] Nikos C. Tsourveloudis On the Evolutionary-Fuzzy Control of WIP in Manufacturing Systems, Springer-Verlag Berlin Heidelberg (2008).

Google Scholar

[12] Jaehwan Yang · Marc E. Posner Flow shops with WIP and value added costs, J Sched (2010).

DOI: 10.1007/s10951-009-0130-z

Google Scholar

[13] Ruey-Shan Guo . David M. Chiang . Fan-Yun Pai A WIP-based exception-management model for integrated circuit back-end production processes, Int J Adv Manuf Technol(2007).

DOI: 10.1007/s00170-006-0559-6

Google Scholar

[14] Michael Hassoun, Gad Rabinowitz, and Shlomi Lachs Identification and Cost Estimation of WIP Bubbles in a Fab, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 21, NO. 2, MAY (2008).

DOI: 10.1109/tsm.2008.2000264

Google Scholar

[15] Ryo Hirade Rudy Raymond Hiroyuki Okano SENSITIVITY ANALYSIS ON CAUSAL EVENTS OF WIP BUBBLES BY A LOG-DRIVEN SIMULATOR, Proceedings of the 2007 Winter Simulation Conferenceb.

DOI: 10.1109/wsc.2007.4419798

Google Scholar