An SEU Hardened FIR Filter Based on Triple Modular Redundancy

Abstract:

The finite impulse response (FIR) filters in the space radiation environment probably face the single event upset (SEU), making unexpected results. To avoid that situation, the traditional triple module redundancy (TMR) technology is usually applied. At the same time, however, it brings high cost of area and power. For this reason, an improved TMR (ITMR) structure for FIR filters is proposed in this paper. Simulation shows that the design can achieve the same performance with much less resources. Based on traditional technique TMR, the design reports an improved TMR (ITMR) structure by simplify the two redundancy modules, the advantage that it has the same performance but costs less resources can be reflect by the simulation and synthesis clearly.

• Periodical: Advanced Materials Research (Volumes 219-220)
• Pages: 265-270
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.219-220.265
• Online since: March 2011
• Authors: Wen Hui Yang, Jing Wang, Lian Fen Huang
• Keywords: FIR Filter, ITMR, SEU, TMR

References

[1] Carl Carmichael, Earl Fuller, Joe Fabula and Fernanda De Lima: Proton Testing of SEU Mitigation Methods for the Virtex FPGA. In: international conference on military and aerospace applications of programmable logic devices, mapld, (2001).

[2] Jili Sun and Ping Zhang: A self-checking EDAC design based on FPGA for spacecraft computer. Control & Automation, vol.25, n.8-2, (2009), pp.131-133.

[3] Grant L. Smith and Lou de la Torre: Techniques to Enable FPGA Based Reconfigurable Fault Tolerant Space Computing. In aerospace conference, IEEE, (2006).

DOI: 10.1109/aero.2006.1655958

[4] H. T. Weaver, C. L. Axness, J. D. McBrayer, J. S. Browning, J. S. Fu, A. Ochoa, Jr., R. Koga: An SEU Tolerant Memory Cell Derived From Fundamental Studies of SEU Mechanisms in SRAM. IEEE transactions on nuclear science, Vol. NS-34, No. 6, December (1987).

DOI: 10.1109/tns.1987.4337466

[5] Leonard R. Rockett, Jr: AN SEU-hardened CMOS Data Latch Design. IEEE Transactions on Nuclear Science, New York, v.35, n.6, (1988), pp.1682-1687.

DOI: 10.1109/23.25522

[6] Don Wiseman, John Canaris, Sterling Whitaker, Jack Venbrux, Kelly Cameron, Kari Arave and Larry Arave: Design and Testing of SEU/ SEL Immune Memory and Logic Circuits in a Commercial CMOS Process. In: IEEE nuclear space radiation effects conference, nsrec, (1993).

DOI: 10.1109/redw.1993.700568

[7] Brian Pratt, Michael Caffrey and James F. Carroll: Fine-Grain SEU Mitigation for FPGAs Using Partial TMR (2007).

DOI: 10.1109/radecs.2007.5205468

[8] Fernanda Lima Kastensmidt, Luigi Carro and Ricardo Reis: Fault-Tolerance Techniques for SRAM-based FPGAs (China Astronautic publishing house, China 2009).

[9] Abdallah M. Saleh, Juan J. Serrano, Janak H. Patel, Reliability of Scrubbing Recovery-Techniques for Memory Systems ,, IEEE transactions on reliability, vol.39, no.1, (1990), pp.114-122.

DOI: 10.1109/24.52622