The Design of Electronic Code Lock

Article Preview

Abstract:

In this paper, by using EDA technology, Quartus II6.0 working platform and VHDL hardware description language, an electronic code lock based on the programmable gate array FPGA is designed with a top-down design.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1001-1004

Citation:

Online since:

June 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Jiang Xuesong. VHDL Design Examples and Simulation [M]. Beijing: Machinery Industry Press, (2002).

Google Scholar

[2] Chu Zhenyong, Qi Liang, Tian Hongxin, Gao Kaijuan. FPGA Design and Application[M]. Xian: Xi'an University of Electronic Science and Technology Press, (2006).

Google Scholar

[3] Feng Tao, Wang Cheng. Development Technology of Programmable Logic Devices [M]. Beijing: People Posts & Telecom Press, (2002).

Google Scholar

[4] Ren Aifeng, Chu Xiuqin, Chang Cun . FPGA-based embedded system design [M]. Xian: Xian University of Electronic Science and Technology Press, (2004).

Google Scholar

[5] Zhao Yaxing. FPGA theory, design and application[M]. Tianjin: Tianjin University Press, (1999).

Google Scholar

[6] Lu Yi, Lai Jie. VHDL and Digital Circuit Design[M]. Beijing: Science Press, (2001).

Google Scholar

[7] Tan Huisheng. Comprehensive Application Examples and Analysis of EDA Technology[M]. Xian: Xian University of Electronic Science and Technology Press, (2006).

Google Scholar

[8] Xie Hua, Gao Meiguo. FPGA application in digital signal processing platform[M]. Control Technology, (2004).

Google Scholar