High-Speed LMS Algorithm’s Design and Implementation Based on FPGA

Article Preview

Abstract:

This Paper Proposes a Kind of High-Speed Hardware Implementation Method by the Adaptive Equalizer (LMS Equalizer) Based on MSE Criteria. this Design First Makes Full Use of FPGA Internal Hardware on Time-Multiplier (DSP48Es), and Uses the High Throughput of the Streaming Design. then Reoccupy Matlab Software Simulation and Fixed Point Design, Finally Realized ML506 Development Board in Hardware Association Simulation. Experimental Proof, both the Simulation Results Are Consistent, and it Shows that the Proposed Algorithm Is Feasibility and Efficiency, and Has a High Application Value.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 301-303)

Pages:

1157-1161

Citation:

Online since:

July 2011

Keywords:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Li Daoben. The Statistical Theory of Signal Detection and Estimation, 2ed edn[M]. BeiJing: Science Press, (2005).

Google Scholar

[2] Proakis J G. Digital Communication, 4th edn. New York: McGraw-Hi, (2000).

Google Scholar

[3] Srinivasm, Patnaikm. Adaptve Probabilities of Crossover and Mutation in Genetic Algorithms [J]. IEEE Transon Systems, Manand Cybernetics, 1994, 24(4): 656-659.

Google Scholar

[4] TianYun, Xu Wenbo, ZhangYanwei. FPGA Design of Wireless Communication[M]. BeiJing: Electronic Industry Press, (2008).

Google Scholar

[5] Steve Kilts. Advanced FPGA Design-Architecture, Implementation and Optimization [M]. BeiJing : China Machine Press, (2009).

Google Scholar