The Design of a 5 GHz Programmable Frequency Divider for Fractional-N Frequency Synthesizer

Abstract:

The design of a high speed programmable frequency divider for fractional-N frequency synthesizer is presented. The programmable divider consists of a divide-by-4/5 dual-modulus prescaler, a 5-bit programmable counter, and a 2-bit swallow counter. A new scheme of reload operation is adopted to reduce the propagation delay of the critical path. The triggering signal for the two counters is selected carefully to mitigate the timing requirement of the mode control signal. The divider is designed in 0.18 um CMOS process. Its division ratio (DR) covers the range from 12 to 127. Post-layout simulations show it can work up to 5 GHz under 1.8 V power supply, while consuming only 9 mW and occupying an area of about 0.06 mm2.

• Periodical: Advanced Materials Research (Volumes 341-342)
• Pages: 623-628
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.341-342.623
• Online since: September 2011
• Authors: Zhong Shan Chen, Yan Tu, Liang Feng
• Keywords: Mode Control, Programmable Frequency Divider, Reload Operation

References

[1] D. Banerjee, PLL Performance, Simulation, and Design, (2006), http: /www. webench. national. com/ appinfo/ wireless / files/deansbook4. pdf.

[2] Pin-En Su and Sudhakar Pamarti, Fractional-N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial, IEEE T CIRCUITS-II, vol. 56 (2009), pp.881-885.

DOI: 10.1109/tcsii.2009.2035258

[3] Behzad Razavi, Fundamentals of Microelectronics, John Wiley & Sons Inc., New York, (2008).

[4] Cicero S. Vaucher, Igor Ferencic, Matthias Locher, Sebastian Sedvallson, Urs Voegeli, and Zhenhua Wang, A family of low-power truly modular programmable dividers in standard 0. 35-um CMOS technology, IEEE J SOLID-ST CIRC, vol. 35 (2000).

DOI: 10.1109/4.848214

[5] Y. Akazawa, H. Kukuchi, A. Iwata, T. Matsuura, and T. Takahashi, Low power 1GHz frequency synthesizer LSI's, IEEE J. Solid-State Circuits, vol. SC-18(1983), pp.115-121.

DOI: 10.1109/jssc.1983.1051907

[6] W. F. Egan, Frequency Synthesis by Phase Lock, John Wiley & Sons Inc., New York, (2000).

[7] Massimo Alioto, Rosario Mita, and Gaetano Palumbo, Design of High-Speed Power-Efficient MOS Current-Mode Logic Frequency Dividers, IEEE T CIRCUITS-II, vol. 53(2006), pp.1165-1690.

DOI: 10.1109/tcsii.2006.882350

[8] N. Krishnapura and P. R. Kinget, A 5. 3-GHz programmable dvider for iperLAN in 0. 25 um CMOS, IEEE J. Solid-State Circuits, vol. 35(2000), p.1019–1024.

DOI: 10.1109/4.848211

[9] A. Wafa and A. Ahmed, High-speed RF multi-modulus prescaler architecture for Σ-Δ fractional-N PLL frequency synthesizers, in Proc. IEEE Int. Symp. on Circuits and Systems, Vancouver, Canada, May 2004, pp.241-244.

DOI: 10.1109/iscas.2004.1328985