Pseudo Transistor Matrix for Defect Density Extraction of Gate Oxide Shorts

Abstract:

Gate oxide shorts (GOS) defect is a critical factor in influencing yield or reliability of the wafer. Due to the conventional test vehicles are not appropriate to collect mass of testing data for GOS defect densities detection and have different manufacture process from the normal transistors resulting in the high testing cost. In this paper, a novel pseudo transistor matrix (PTM) is proposed for GOS density extraction which has almost the same structure as normal transistor. By assuming that GOS are completely independent, the defect density of GOS is extracted from the layout attributes and yield with PTM as a test vehicle to collect mass of testing data. Experimental results show that the extracted GOS defect density is in a good agreement with inline e-test data.

• Periodical: Advanced Materials Research (Volumes 378-379)
• Pages: 767-771
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.378-379.767
• Online since: October 2011
• Authors: Yong Ding, Xiao Hua Luo, Cao Gao
• Keywords: Defect Density, Gate Oxide Shorts (GOS), Testing Vehicle, Yield Prediction

References

[1] S. Chehade, A. Chehab, A. Kayssi: in: Proc. 4th Int. Design and Test Workshop, 2009, p.1.

[2] R. Rodriguez, J.H. Stathis, B.P. Linder: IEEE Electron Device Lett., 24(2), 2003, p.114.

[3] R. Fernandez, R. Rodriguez, M. Nafria, X. Aymerich: Microelectronic Eng., 85(2), 2008, p.259.

[4] M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand: in: Proc. Int. Test Conf., 2001, p.1039.

[5] M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand: in: Poc. 7th IEEE European Test Workshop, 2002, p.15.

[6] M. Renovell, J.M. Galliere, F. Azais, Y. Bertrand: J. Electron. Testing, 19(4), 2003, p.377.

[7] A. Yassine, K. Wieczorek, K. Olasupo, V. Heinig: in: Proc. IEEE Int. Integr. Rel. Workshop, 2000, p.90.

[8] A. Cabrini, D. Cantarelli, P. Cappelletti, R. Casiraghi, A. Maurelli, M. Pasotti, P.L. Rolandi, G. Torelli: IEEE Transactions on Semiconductor Manufacturing, 19(1), 2006, p.57.

DOI: 10.1109/tsm.2005.863226

[9] K.Y. -Y. Doong, J.Y. Cheng, C.C. -H. Hsu: in: International Symposium on VLSI Technology, Systems, and Applications, 1999, p.219.

[10] C.H. Stapper, F.M. Armstrong, K. Saji: Proceedings of the IEEE, 71(4), 1983, p.453.

[11] C.H. Stapper, P.P. Castrucci, R.A. Maeder, W.E. Rowe, R.A. Verhelst: IBM Journal of Research and Development, 26(5), 1982, p.532.

DOI: 10.1147/rd.265.0532

[12] S.I. Syed, D.M. Wu: in: Proceedings of the IEEE 1990 Custom Integrated Circuits Conference, 1990, p.28. 6/1.

[13] A. Chehab, A. Kayssi, A. Ghandour: in: 2nd International Design and Test Workshop, IDT 2007, 2007, p.77.

DOI: 10.1109/idt.2007.4437433

[14] C. H. STAPPER: IBM J Research and Develop., 20(3), 1976, p.228.