A Low Native Jitter Voltage Controlled Oscillator on 0.18μm CMOS Process

Abstract:

In this thesis, a kind of jitter is focused on, which is called Native Jitter (NJ) of the Voltage Controlled Oscillator (VCO). The cause of NJ is the high order effect of the transistor itself in the VCO, and almost has no correlation with the control voltage or supply. The detailed analysis of the cause and the evaluation of this NJ is proposed in this paper, and an Inter-locked Dual-loop VCO (ID-VCO) is put forward, in which most of the NJ is eliminated. A test chip of the ID-VCO based on 0.18μm CMOS process is established. Compared with the classical single end VCO, the result shows that the peak to peak value and mean-root-square values of period jitter reduce 15.4% and 16.3%, the same values of cycle-to-cycle jitter reduce 9.82% and 6.98%, respectively.

• Periodical: Advanced Materials Research (Volumes 383-390)
• Pages: 6846-6850
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.383-390.6846
• Online since: November 2011
• Authors: Zhuo Ma, Li Luo, Yang Guo, Lun Guo Xie, Ji Hua Chen
• Keywords: High Order Effect, Inter-Locked Dual-Loop VCO, Native Jitter, Voltage Controlled Oscillator

References

[1] P. Heydari. Analysis of the PLL jitter due to power/ground and substrate noise,. Circuits and Systems I: Regular Papers, IEEE Transactions on, 2004, 51(12): 2404-2416.

DOI: 10.1109/tcsi.2004.838240

[2] H. H. Y. Chan, Z. Zilic. Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops", Design Automation Conference, 2007. DAC , 07. 44th ACM/IEEE, 2007: 430-435.

[3] Honghui Deng, Yongsheng Yin, Gaoming Du. Phase noise analysis and design of CMOS differential ring VCO, 9th International Conference on Electronic Measurement and Instruments, ICEMI 2009, August 16, 2009 - August 19, 2009, Beijing, China: IEEE Computer Society, 2009: 4731-4736.

DOI: 10.1109/icemi.2009.5274690

[4] Anantha Chandrakasan Jan M. Rabaey, Borivoje Nikolic. Digital Integrated Circuits--A Design Perspective,: Prentice Hall, 2003 Fig1. Classical Structure of Charge Pump PLL, Fig2. Typical Structure of Single End VCO Fig3. Two Snapshots of the five-stage single end VCO Fig4. Eye Diagram of the VCO in Figure 3 (@1GHz) Fig5. A Single End VCO Consist of Five-stage Inverters Fig6. KVCO Curve of a typical five-stage Ring Oscillator and The Output Disturbance Fig7. Structure of the Inter-locked Dual-loop VCO Fig8. Snapshot of ID-VCO When working Fig9. Micrograph of the ID-VCO and the test board Fig10. Jitter measurement of the ID-VCO @ 1GHz.

DOI: 10.1109/icicm56102.2022.10011399