Design for Testability of Multi-Mode Satellite Navigation Baseband SoC Chip

Shen Gao; Qi Wang; Yong Xue Zhang

doi:10.4028/www.scientific.net/AMR.459.185

Paper Titles

Study on Evaluation of the Airlines' Competitiveness with Applications in China
p.165

Optimization of Machining Parameters Using EDM in Gas Media Based on Taguchi Method
p.170

Research on Performance Evaluation to Airlines Based on Gray Comprehensive Theory
p.176

Granary Temperature and Humidity Detection System
p.181

Design for Testability of Multi-Mode Satellite Navigation Baseband SoC Chip
p.185

Cyclostationary Analysis Based Gear Fault Diagnosis
p.190

Fluid Experimental Research on Dual-Vortex Interaction Instability
p.195

Heavy Metal Pollution in City Topsoil Fuzzy Clustering Model
p.199

Analysis on Influence of the Position Error of Joint Points in the Fixed Platform of 3-UPS Parallel Machine Tool
p.203

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 459Design for Testability of Multi-Mode Satellite...

Design for Testability of Multi-Mode Satellite Navigation Baseband SoC Chip

Abstract:

In this paper, a design for testability methodology for a multi-mode navigation baseband SoC chip was presented, merging the various DFT techniques including boundary scan, MBIST, and full scan based ATPG. Implementation the technology of pattern compression was introduced in detail. Test results showed that this strategy is feasible, and meets the requirement of engineering applications. The test coverage of this chip is 97.53%, in the condition that, almost 30-fold test pattern compression is achieved

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 459)

Pages:

185-189

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.459.185

Citation:

Cite this paper

Online since:

January 2012

Authors:

Shen Gao, Qi Wang, Yong Xue Zhang

Keywords:

DFT, Full Scan, MBIST, SoC, Test Compression

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] CAI Zhikuang, HUANG Kai, HUANG Dandan, et al: Design-for-Testability and Test of Garfield Series SoC's. Microelectronics, vol. 39, No. 5, pp.593-596 (2009).

Google Scholar

[2] SUN Bo, HEI Yong, QIAO Shushan: Testability Design of Digital Television Baseband SoC Chip. Video Engineering, vol. 34, No. 7, pp.47-50 (2010).

Google Scholar

[3] N. Ahmed, C. P. Ravikumar, M. Tehranipoor and J. Plusquellic: At-Speed Transition Fault Testing With Low Speed Scan Enable. In: 23th IEEE Proceedings of VLSI Test Symposium, pp.42-47, IEEE Press, Palm Springs (2005).

DOI: 10.1109/vts.2005.31

Google Scholar

[4] George K, Chen C: Logic Built-In Self-Test for Core-Based Designs on System-on-a-Chip. In: IEEE Transaction on Instrumentation and Measurement, vol. 58, No. 5, pp.1495-1504, IEEE Press, (2009).

DOI: 10.1109/tim.2008.2009417

Google Scholar

[5] Zhanglei W, Chakrabarty K, Seongmoon W: Integrated LFSR Reseeding, Test Access Optimization, and Test Scheduling for Core-Based System-on-Chip. In: IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, No. 8, pp.1251-1264, IEEE Press, (2009).

DOI: 10.1109/tcad.2009.2021731

Google Scholar

[6] Scan and ATPG Process Guide, http: /www. mentor. com.

Google Scholar

[7] EDT Process Guide, http: /www. mentor. com.

Google Scholar