Design of Double SDRAM Controller for Multibus Ground-Based Test Equipment

Abstract:

A double Synchronous Dynamic Random Access Memory controller based on ping-pong operation as the data buffer is designed to meet the requirement of large data amount and high transmission speed for multibus ground-based test equipment of a certain missile system. The design scheme which use FPGA as the main controller is presented in detail, including the internal interface of SDRAM, processings of data transmission and realization of ping-pong operation. The function of this controller is validated through the picked images from image generator, and the result shows that it can write and read data at the steady rate of 125Mbit/s, which indicate this SDRAM controller is feasible for the multibus ground-based test equipment

• Periodical: Advanced Materials Research (Volume 459)
• Pages: 474-478
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.459.474
• Online since: January 2012
• Authors: Qi Li, Yan Fei Liu, Tie Qian Yang
• Keywords: Ground-Based Test Equipment, Multi-Bus, Ping-Pong Operation, SDRAM Controller

References

[1] Klehn B, Brox M. A Comparison of current SDRAM types: SDR, DDR, and RDRAM[J]. Infineon Technologies AG, Munich, Germany, Advances in Radio Science 2003(1): 265–271.

DOI: 10.5194/ars-1-265-2003

[2] GAO Ziwang, GU Meikang. Low Complexity Implementation Method of SDRAM Controller based on FPGA[J]. Computer and Digital Engineering, 2010, 38(1): 194-196.

[3] WU Jihua, WANG Chen. FPGA/CPLD design for Altera (Advanced Level)[M]. Beijing: People's Posts & Telecommunication Press, 2005: 80-101.

[4] ZHU Xinping. Design of Video Multi-function Board Based CPLD and SDRAM[J]. Video Engineering, 2009, 33(2): 223-224.

[5] CHEN Yanhui, Research on the Design of Embedded SDRAM Controller [D]. Xi'an: Xidian University, (2009).

[6] SUN Rui, A Research of Basic Structure Operations and Relative Timing Parameters of SDRAM, China Integrated Circuit, 2010, 129(2): 56-60.

[7] WANG Xiaohui, ZHAO Yiqiang, XIE Xiaodong, et al. Design and implementation of an efficient SDRAM controller for HDTV decoder, High Technology Letters, 2007, 13(4): 1288-1290.

[8] GUO Li, ZHANG Ying, LI Ning, et al. The Feature of DDR SDRAM and the Implementation of DDR SDRAM Controllers via VHDL[J]. Journal of China Universities of Posts and Telecommunications, 2002, 9(1): 61-65.

[9] BI Zhankun, HUANG Zhiping, WANG Yueke. Application in high speed signal acquisition of DDR SDRAM MegaCore Controller[C]. /Proceedings of the Seventh International Conference on Electronic Measurement and Instruments. [S. l. ]: IEEE, 2005: 362-365.

[10] XU Xin, YU Hongqi, YI Fan, et al. Embedded system design based on FPGA[M]. Beijing, China, Machine Press, 2005: 79-102.

[11] Pan Song, Wang Guodong. VHDL Practical Tutorial [M]. Chengdu: University of Electronic Science and Technology Press, 1999: 158-169.