p.840
p.845
p.850
p.855
p.860
p.865
p.871
p.876
p.880
VHDL- Based FPGA/CPLD Design Optimization Research
Abstract:
The optimization of speed and area are the key points which must be put into consideration in FPGA/CPLD optimization design. In this paper, factors which affect the complexity of circuit structure are analyzed. The relationship which is difficult to balance between speed-optimization and area-optimization is also studied. Methods for speed-optimization and area-optimization are given respectively, and some examples in application are provided.
Info:
Periodical:
Pages:
860-864
Citation:
Online since:
March 2012
Authors:
Keywords:
Price:
Сopyright:
© 2012 Trans Tech Publications Ltd. All Rights Reserved
Share:
Citation: