VHDL- Based FPGA/CPLD Design Optimization Research

Article Preview

Abstract:

The optimization of speed and area are the key points which must be put into consideration in FPGA/CPLD optimization design. In this paper, factors which affect the complexity of circuit structure are analyzed. The relationship which is difficult to balance between speed-optimization and area-optimization is also studied. Methods for speed-optimization and area-optimization are given respectively, and some examples in application are provided.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 490-495)

Pages:

860-864

Citation:

Online since:

March 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Jianguo Ma, Xianyuan Meng: FPGA modern digital system design (Tsinghua University Press, Beijing 2010), in Chinese.

Google Scholar

[2] Song Pan, Jiye Huang, Ming Pan: EDA tec practical textbooks (4th edition) (Science Press, Beijing 2010), in Chinese.

Google Scholar

[3] Hongrun Zhang, Yafan Zhang: 200 FPGA/CPLD application design examples (Beihang University Press, Beijing 2009), in Chinese.

Google Scholar

[4] Wan Liu, Daojun He, Ming Tan: Designing and application of FPGA (Tsinghua University Press, Beijing 2006), in Chinese.

Google Scholar

[5] Xu Li: Electronic Measurement Technology Vol. 30(2) (2007), pp.131-132, in Chinese.

Google Scholar

[6] Xiujie Dong, Yan Yang, You Zhou: Control And Instruments In Chemical Industry Vol. 36(3) (2009), pp.67-69, in Chinese.

Google Scholar

[7] Guohai Xiong, Dequn Guan, Junli Wan: Electrical Measurement & Instrumentation Vol. 39(2) (2002), pp.42-44, in Chinese.

Google Scholar