An FPGA Based Frame Rate Enhancer for LCD Display in Embedded Systems

Article Preview

Abstract:

CPUs in embedded systems sometimes have limited performance for the sake of cost, so there may be impossible for these systems to drive a LCD display with a high frame rate. An FPGA based schema is proposed to increase the frame rate of the LCD display so that the texts etc. can be seen fluently. The frame rate enhancer is composed of three parts, an FPGA for receiving the data to be displayed, an SDRAM for data storage and an LCD controller for display control. The designed frame rate enhancer can be used in an embedded system, which has a large LCD display but a low performance CPU, without any flicker.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 605-607)

Pages:

2095-2099

Citation:

Online since:

December 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Feng Tian. Research and realization of LED display system based on combining CAN bus with DMX512 standard. Proc. International Conference on Audio, Language and Image Processing, (2008), p.813.

DOI: 10.1109/icalip.2008.4589986

Google Scholar

[2] http: /www. altera. com/literature/lit-cyc2. jsp.

Google Scholar

[3] http: /www. national. com/pf/DS/DS90C363. html.

Google Scholar

[4] Liu Zheng, Zhao He-ming. Performance Improvement of LCD EMI Based on LVDS Technology, Jiangsu Electrical Apparatus, vol. 1, (2006), p.31.

Google Scholar

[5] Hongfeng Zhu, Tianhua Liu, Chuansheng Zhou, Guiran Chang. Research and Implementation of Zero-Copy Technology Based on Device Driver in Linux [J]. Computer and Computational Sciences, 2006. IMSCCS '06. First International Multi-Symposiums, vol. 2, (2006).

DOI: 10.1109/imsccs.2006.256

Google Scholar