A Novel Dual-Mode Low Pass Sigma-Delta Modulator Chip Design for WCDMA and Bluetooth Applications

Article Preview

Abstract:

A dual-mode low pass sigma-delta (ΣΔ) modulator at clock rates of 160 and 100 MHz respectively with cascaded integrators is presented for WCDMA and Bluetooth applications. One of main features is that cascaded integrators with feedback as well as distributed input coupling (CIFB) topology erase a summation amplifier and save power consumption. Another feature is that only one set loop filter is designed by switching capacitors to achieve a dual-mode function and greatly saves chip area. A prototype is fabricated in TSMC 0.18-m CMOS process. At the supply voltage of 1.8 V, measured results have achieved the SNDR of 42/33 dB over 1/2 MHz, respectively for Bluetooth/WCDMA. The chip dissipates a low power of 10.5 mW. Including pads the chip area is only 0.61 (0.71× 0.86) mm².

You might also be interested in these eBooks

Info:

Periodical:

Pages:

113-118

Citation:

Online since:

February 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] R. Schreier and G. -C. Temes, Understanding delta-sigma data converters, Piscataway, NJ: IEEE Press, (2005).

Google Scholar

[2] J. -F. Huang, Y. -J. Lin, K. -C. Huang and R. -Y. Liu, A CT sigma-delta modulator with a hybrid loop filter and capacitive feedforward, Proc. Circuits and Systems (MWACAS), 2011, pp.1-4.

DOI: 10.1109/mwscas.2011.6026516

Google Scholar

[3] S. -B Kim, S. -J Joeres, R. Wunderlich, and S. Heinen, A 2. 7 mW, 90. 3 dB DR continuous-time quadrature bandpass sigma-delta modulator for GSM/EDGE low-IF receiver in 0. 25 um CMOS, IEEE J. Solid-State Circuits, vol. 44, no. 3, pp.891-900, March (2009).

DOI: 10.1109/jssc.2008.2012367

Google Scholar

[4] A. Rusu, B. -R Jose, M. Ismail and H. Tenhunen, Linearity enhancement in a configurable sigma-delta modulator, 2005 IEEE.

DOI: 10.1109/newcas.2005.1496663

Google Scholar

[5] W. -L. Yang, W. -H. Hsieh and C. -C. Hung, A third-order continuous-time sigma-delta modulator for Bluetooth, VLSI Design, Automation and Test, pp.247-250, April (2009).

DOI: 10.1109/vdat.2009.5158141

Google Scholar

[6] S. -B. Kim, S. Joeres, N. Zimmermann, M. Robens, R. Wunderlich and S. Heinen, Continuous-time quadrature bandpass sigma-delta modulator for GPS/Galileo low-If receiver, Proc. Radio-Frequency Integration Technology, pp.127-130, Dec. (2007).

DOI: 10.1109/rfit.2007.4443935

Google Scholar

[7] Y. S. Shu, J. Kamiishi, K. Tomioka, K. Hamashita, and B. S. Song, LMS-based noise leakage calibration of cascaded continuous-time ΔΣ modulators, IEEE J. Solid-State Circuits, vol. 45, no. 2, pp.368-379, Feb. (2010).

DOI: 10.1109/jssc.2009.2036759

Google Scholar