Synthesizable Digital Phase Locked Loop Implementation

Abstract:

Phase locked loop (PLL) is a very common circuit in the most of the electrical devices. The systems where needed clock or data recovery or frequency synthesis, PLL is the most cost effective and efficient choice that from cellular phone in our hands to the computers, televisions, radios and a different controller, PLL is everywhere. Due to ever increasing growth of the digital systems especially in the wireless communication, the Digital PLL (DPLL) has been developed to overcome the disadvantages of analog techniques such as large noise, power hungry, parameter sensitivity etc. Besides DPLL provides faster lock-in time, better testability, stability and portability over different process. The most of the resources available discussed about the theoretical model of the DPLL which is not synthesizable, that’s why a model is presented here keeping in mind that must be fully digital and synthesizable. The proposed PLL structure is fully digital, has the design flexibility with reduced hardware, low power consumption and higher power efficiency.

• Periodical: Advanced Materials Research (Volume 684)
• Pages: 317-321
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.684.317
• Online since: April 2013
• Authors: Rajib Imran, Monirul Islam, Abdullah Al Kafi
• Keywords: Digital Controlled Oscillator, Digital PLL (DPLL), Phase Frequency Detector, Phase Locked Loop (PLL), Synthesizable PLL, Time-to-Digital Convertor (TDC)

References

[1] Michael H. Perrot: Tutorial on Digital Phase-Locked Loops, CICC 2009, September (2009).

[2] Anita Babu, Bhavya Daya, Banu Nagasundaram, Nivetha Veluchamy: All Digital Phase Locked Loop Design and Implementation, MIT, University of Florida, Gainesville, USA.

[3] Jeffrey Meyer: Modeling Phase-Locked Loops Using Verilog, 39th Annual Precise Time and Time Interval (PTTI) Meeting, Symmetricom Inc.

[4] S. Henzler: Time-to-Digital Converters, Springer Series in Advanced Microelectronics 29, DOI 10. 1007/978-90-481-8628-0 2, c Springer Science Business Media B.V. (2010).

[5] Manoj Kumar, Sandeep K. Arya and Sujata Pandey: Digital Controlled Oscillator Design with Novel 3 Transistors XOR Gate, International Journal of Smart Home Vol. 6, No. 1, January, (2012).

[6] Thomas Olsson and Peter Nilsson: A Digitally Controlled PLL for SoC Applications, IEEE Journal Of Solid-State Circuits, Vol. 39, No. 5, May 2004 751.

DOI: 10.1109/jssc.2004.826333

[7] T. Olsson and P. Nilsson: A fully integrated standard-cell digital PLL, IEEElectron. Lett, Vol. 37, p.211–212, Feb. (2001).

DOI: 10.1049/el:20010160