An N-Bit DAC with Adjustable Precision and Range

Zhang Yu Wu; Xian Wang; Ye Hui Wu; Long Cheng Que

doi:10.4028/www.scientific.net/AMR.846-847.822

Paper Titles

A New Design of Portable EEG Signal Acquisition System
p.804

Assessment Models and Rules of GNSS Interoperability
p.808

Adaptive Monopulse Angle Measurement for Meter-Wave Radar Based on Differential Constraints Technique
p.812

A New Scheme of Designing Frequency Synthesizer with Low Output Stray
p.818

An N-Bit DAC with Adjustable Precision and Range
p.822

Defect Imaging via Chirp Signal Excitation in Plate
p.826

Data Transmission System Design for Environmental Monitoring System Based on 3G Network
p.831

Assessment and Monitoring Quality of Communications Network Based on Feature Selection and Probabilistic Neural Network
p.836

The Application of the Improved Genetic Algorithm in the Aeroengine Fault Diagnosis
p.840

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 846-847An N-Bit DAC with Adjustable Precision and Range

An N-Bit DAC with Adjustable Precision and Range

Abstract:

Now some special circuits need higher precision in relatively fixed range. While the precision of a common digital-to-analog converter (DAC) is equidistant, which means the higher the precision is, the greater the number of bits. The increase of number of bits will slow down the speed of converter. This architecture we present here aims at finding a way of solving the problem. It uses M bits of the N-bit DAC to adjust precision by changing the current of the voltage division circuit, which alters the range of the DAC to a certain extent.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 846-847)

Pages:

822-825

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.846-847.822

Citation:

Cite this paper

Online since:

November 2013

Authors:

Zhang Yu Wu*, Xian Wang, Ye Hui Wu, Long Cheng Que

Keywords:

Adjustable Precision, Adjustable Range, DAC, Signal Processing

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Binjie Zhu, Ziqi Song, Dongxu Yang, Yafei Ye and Fule Li, A 8-bit 200MSmaple/s CMOS DAC, IEEE International Conference on Anti-Counterfeiting, Security and Identification, pp.198-200, June (2011).

DOI: 10.1109/asid.2011.5967451

Google Scholar

[2] Pei Xiaomin and Zhang Jun, Design and Optimization on the interior DAC of SAR ADC, IEEE International Conference on Information Management and Engineering, pp.654-657, May (2011).

Google Scholar

[3] Zhu Dongmei, Fu Dongbing, Zhou Shutao and Li Kaicheng, Design of 16-bit 400MSPS Current Steering D/A Converter, IEEE International Conference on Application Specific Integrated Circuit, pp.1189-1192, October (2009).

DOI: 10.1109/asicon.2009.5351181

Google Scholar

[4] Zhuang Zhaodong and Li Zhiqun, a 7-bit 16MS/s Low-Power CMOS pipeline ADC, IEEE International Conference on Communication Technology, pp.1082-1085, September (2011).

DOI: 10.1109/icct.2011.6158048

Google Scholar

[5] Pu Luo, Weidong Yang and Dongbing Fu, A Current Switch of Current-steering DAC Output Stage, IEEE International Conference on Anti-Counterfeiting, Security and Identification, pp.154-156, June (2011).

DOI: 10.1109/asid.2011.5967439

Google Scholar