Implementation and Design of Voltage-Mode PFM Control Buck Power Converter

Min Chin Lee; Ruey Wun Jan

doi:10.4028/www.scientific.net/AMR.860-863.2390

Paper Titles

A Novel Pulse Frequency Modulation Technique for DC/DC Converter
p.2369

Simulation and Research on the Improved Boost Circuit Based on Multisim
p.2373

Passivity Based Hybrid Controller of Dual Euler Lagrange Model of Three-Level Three-Phase Neutral Point Clamped Voltage Source Rectifier
p.2378

Research on a Nonlinear Control Strategy for Three-Phase Voltage Sources PWM Rectifier with Resistive and Inductive Load
p.2385

Implementation and Design of Voltage-Mode PFM Control Buck Power Converter
p.2390

Quality Control Scheme Design on Remanufactured Engine Electronic Control Unit
p.2395

Design and Application of Power Active Filter Harmonic Extract Technology
p.2399

The Application of Phase Shift Control Technology in the Ultrasonic Power supply
p.2404

Modeling and Simulation of Pressure Control Logic Module in Pressurizer of Nuclear Power Plant
p.2409

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 860-863Implementation and Design of Voltage-Mode PFM...

Implementation and Design of Voltage-Mode PFM Control Buck Power Converter

Abstract:

A lower power consumption, smaller output ripple and better regulation buck dcdc converter controlled by voltage feedback and pulse-frequency modulation (PFM) mode is implemented in this paper. The converter operating in discontinuous conduction mode (DCM) is designed and simulated using the TSMC 0.18μm 1P6M CMOS Process. Hspice simulation results show that, the buck converter having chip size with power dissipation about 0.68mW. This chip can operate with input supply voltage from 1.2V to 1.8V, and switching frequency from 249KHz () to 50KHz (), and its output voltage can stable at 1.0V and less than 110mV ripple voltage at maximum loading current 100 mA.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 860-863)

Pages:

2390-2394

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.860-863.2390

Citation:

Cite this paper

Online since:

December 2013

Authors:

Min Chin Lee, Ruey Wun Jan

Keywords:

Buck Converter, Current Reference Circuit, Hysteretic Comparator, Pulse-Frequency Modulation, Soft-Start Circuit, Zero-Current Detector and Anti-Ringing Circuit

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Robert C. H. Chang, H. M. Chen, and P. S. Lei, An Exact Current-Mode PFM Boost Converter with Dynamic Stored Energy Technique, , IEEE Power Electronics, Vol. 24, (2009) 1129-1134.

DOI: 10.1109/tpel.2008.2011486

Google Scholar

[2] X. Liu, S. Guo, S. W. Feng, and Y. Chang, Analysis and Design of a High Efficiency Boost DC-DC Converter Based on Pulse-Frequency Modulation, IEEE ISIC (2007) 398-401.

DOI: 10.1109/isicir.2007.4441882

Google Scholar

[3] B. Sahu and G. A. Rinco-Mora, An Accurate, Low-Voltage, CMOS Switching Power Supply with Adaptive On-Time Pulse-Frequency Modulation (PFM) Control, IEEE Trans. Circuit Syst., Vol. 54, No. 2, (2007) 312-321.

DOI: 10.1109/tcsi.2006.887472

Google Scholar

[4] Phillip E. Allen and Douglas R. Holberg. CMOS Analog Cicuit Design, Saunders College Publishing HBJ, (2002).

Google Scholar

[5] C. F. Lee and P. K. T. Mok, On-Chip Current Sensing Technique for CMOS Monolithic Switching-Mode Power Converter, IEEE Int. Symp. Circuit and Systems, Vol. 5, (2002) 357-362.

DOI: 10.1109/iscas.2002.1010691

Google Scholar

[6] W. R. Liou, M. L. Yeh, and Y. L. Kuo, A High Efficiency Dual-Mode Buck Converter IC for Portable Application, , IEEE Power Electronics, Vol. 23, No. 2, (2008) 667-677.

DOI: 10.1109/tpel.2007.915047

Google Scholar

[7] Paul R. Gray, Paul J. Hurst, Stephen H. Lewis, Robert and G. Meyer, Analysis and Design of Analog Integrated Circuits, John Willy & Sons, Inc., (2003).

Google Scholar

[8] F. F. Ma, W. Z. Chen, and J. C. Wu, A Monolithic Current-Mode Buck Converter with Advanced Control and Protection Circuits, , IEEE Power Electronics, Vol. 22, (2007) 1836-1846.

DOI: 10.1109/tpel.2007.904237

Google Scholar

[9] Hong-Yi Huang, Analysis of Mixed-Signal IC layout, (2006).

Google Scholar