The Research and Design of Image Processing System Based on FPGA and DSP

Article Preview

Abstract:

In order to improve high performance and low power of image processing embedded system, A high-efficient image processing embedded system which is based on the field programmable gate array and high-speed digital signal processor in this paper. In the whole system, A novel data transmission structure with a dual-port RAM which is divided into two halves, is applied to buff the high-speed real-time image data by Ping-pong technique. Because all work in the system is divided between the FPGA and DSP in the form of the pipelined, it is 25% higher than the processing system based on the single DSP in performance.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

556-559

Citation:

Online since:

January 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] A. Amara, F. Amiel, Thomas Ea: Microelectronics Journal, Vol. 37(2006), p.669.

Google Scholar

[2] J. Batlle, J. Marti, P. Ridao, J Amat: Real-Time Imaging, Vol. 8(2002), p.345.

Google Scholar

[3] Y. Zhijun,L. Qiang: Electro-Optic Technology Application, Vol. 27(2012), p.76.

Google Scholar

[4] K.M. Au,N.F. Law W.C. Siu: Pattern Recognition, Vol. 40(2007), p. (2049).

Google Scholar