[1]
Chua,L. O: Memristor—the missing circuit element,. [J]IEEE Trans. Circuit Theory. Vol 18, 1971, p.507–519.
DOI: 10.1109/tct.1971.1083337
Google Scholar
[2]
N. H. E. Weste and D. Harris: A Circuits and Systems Perspective,. [C]3rd ed. Reading, MA: Addison-Wesley, (2005).
Google Scholar
[3]
G. Huang, W. Dong, Y. Ho, and P. Li: Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch,. [C]IEEE Behav. Model. Simul. Workshop, Sep. 2007, p.6–10.
DOI: 10.1109/bmas.2007.4437516
Google Scholar
[4]
T. Prodromakis, K. Michelakis and C. Toumazou: Practical micronano fabrication implementations of memristive devices,. 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA), 2010, p.351.
DOI: 10.1109/cnna.2010.5430323
Google Scholar
[5]
Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J.J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams: Memristor-CMOS hybrid integrated circuits for reconfigurable logic,. [J] Nano Lett. Vol 9, 2009, p.3640.
DOI: 10.1021/nl901874j
Google Scholar
[6]
J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R.S. Williams: Memristive' switches enable 'stateful' logic operations via material implication,. [J] Nature, Vol. 464, Apr. 2010, p.783.
DOI: 10.1038/nature08940
Google Scholar
[7]
M. Jagadesh Kumar: Memristor–Why Do We Have to Know About It?, [J]IEEE Technical Review Vol 26, Issue 1, JAN-FEB 2009, p.479.
DOI: 10.4103/0256-4602.48462
Google Scholar
[8]
Sung Mook Choi, Jae Hong Kim, Ju Yong Jung. Its promise toward high Pt-loaded electrocatalysts for methanol oxidation,. [J]Electrochimica Acta 53 2008, p.5804–5811.
DOI: 10.1016/j.electacta.2008.03.041
Google Scholar
[9]
A. fung,H. moon,G. villareal, Y chen,D. ho, npresser,G. stupian, and M. leung: Vitro Detection of Neural Activity with Vertically Grown Single platinum nanowire, [J]IEEE 978-1-4244-2978-3 (2009).
DOI: 10.1109/memsys.2009.4805393
Google Scholar
[10]
A. Dayal, P. Li, and G. Huang: Robust SRAM design via joint sizing and voltage optimization under dynamic stability constraints,. [J]J. Low Power Electron., Vol 6, 2012 , p.66.
DOI: 10.1166/jolpe.2010.1057
Google Scholar