Design of a Small-Sized High-Speed Data Storage Module Based on FPGA

Abstract:

The large-capacity, high-speed and low power consumption become the new requirements for the data storage systems. In this paper, a high-performance storage module based on multiple NAND flash memory chips is presented to real-time massive data acquisition system. In order to achieve the miniaturization dimension and the high-speed data storage design requirements, the paper presents a small size and high-speed storage unit based on NAND flash, where the dimensions of the module can reach 33mm×33mm and the maximum rate is up to 60MB/s. Ensuring continuous and reliable operation requires a dedicated buffering for the data transmission. We analyze the elements and peculiarities of the flash memory chip and propose a multi-way architecture to speed up data access. The design of a multilevel high-speed buffer structure based on the field programmable gate array (FPGA) technology is introduced in the paper. The proposed system can be applicable to some portable digital equipment.

• Periodical: Advanced Materials Research (Volumes 912-914)
• Pages: 1556-1560
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.912-914.1556
• Online since: April 2014
• Authors: Sheng Kun Li, Cheng Qun Chu*, Hai Liang Chen, Fang Ma
• Keywords: FLASH, FPGA, High-Speed, Large-Capacity, Small-Sized

References

[1] Guotian He, Xiangzhao Wang, Dailin Li, Jianmin Hu, A high-speed image sensing technique with adjustable frame rate based on an ordinary CCD, Optik 119, 2008, pp: 548-552.

DOI: 10.1016/j.ijleo.2007.03.002

[2] Ren Yong-feng, Zhang Wen-dong, Xu Wen-qiang, Video signal recording equipment and key technologies for radar application, Wseas transaction on circuits and system, Issue 5, Vol. 5, May (2006).

[3] K. Arshak, A. Arshak, E. Jafer, D. Waldern, J. Harris, Low-power wireless smart data acquisition system for monitoring pressure in medical application, Microeletronics International 25/1, 2008, pp: 3-14.

DOI: 10.1108/13565360810846581

[4] Jung-Hoon Lee, Gi-Ho Park, Shin-Dug Kim, A new NAND-type flash memory package with smart buffer system for spatial and temporal localities, Journal of Systems Architecture 51, 2005, pp: 111-123.

DOI: 10.1016/j.sysarc.2004.10.002

[5] Jeong-Uk Kang, Jin-Soo Kim, Chanik Park, Hyoungjun Park, Joonwon Lee, A multi-channel architecture for high-performance NAND flash-based storage system, Journal of Systems Architecture 53, 2007, pp: 644-658.

DOI: 10.1016/j.sysarc.2007.01.010

[6] Hyunchul Park, Donngkun Shin, Buffer flush and address mapping scheme for flash memory solid-state disk, Journal of Systems Architecture 56, 2010, pp: 208-220.

DOI: 10.1016/j.sysarc.2010.03.006

[7] Raul Ionel, Gabriel Vasiu, Septimiu Mischie, GPRS based data acquisition and analysis system with mobile phone control, Measurement 45, 2012, pp: 1462-1470.

DOI: 10.1016/j.measurement.2012.03.003