A 10bit 35MS/s Pipeline ADC with Low Power Consumption Applied in Medical Image Sensor

Article Preview

Abstract:

In this paper, a Pipeline ADC applied in medical image sensor was designed, and the analog / digital operating voltage was 3.3/1.2V respectively, the area was 0.326mm2. Because the gain bootstrap op-amp structure has been improved and the dynamic comparator was used, which reduced the overall power consumption of the ADC. The simulation results showed that in the normal working mode, the total current of ADC was about 6.5 mA; when the sampling rate was lower than 17.5 MHz, the working mode was switched to the LP (low power) mode, and the total current was 4.5 mA. In addition, the tapeout test results showed that the other performance parameters of ADC were good, the sampling rate was 35 M/s, and SNR was 58dB.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

193-198

Citation:

Online since:

May 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Steve Taranovich. Medical Sensors in the Field of Biomedical Electronics, EDN China, [J]. 2012, 19(3): 311-318.

Google Scholar

[2] Cheng Kaifu. Application of Image Sensor in the Field of Medical Diagnosis, Semiconductor Optoelectronics, [J], 2005, 26 (zl): 212-214.

Google Scholar

[3] Ye Bin Wang Liqiang, Shi Yan, Duan Huilong, Miniature CMOS Camera Module of Hd Medical Electronic Endoscope, Journal of Optoelectronic [J], 2010, 9, 39(11).

Google Scholar

[4] Chen S, Bermark A, Wang Y. A CMOS Image Sensor with On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm. IEEE transaction on very large scale integration (VISL) Systems[J], 2011, 19(4): 309-312.

DOI: 10.1109/tvlsi.2009.2038388

Google Scholar

[5] Zhang Na Yao Suying, Xu Jiangtao. Column Parallel High Precision ADC Applied in CMOS Image Sensor, Research & Progress of Solid State Electronics [J], 2006, 26(3): 349-350.

Google Scholar

[6] Tang Fang, Tang Jianguo. Design of 12-bit Low Power Single Slope Digital-to-Analog Converters Used for CMOS Image Sensor, Chinese Journal of Electronics [J]. 2013, 41(2): 352-353.

Google Scholar

[7] Chang-Hyuk Cho. A Power Optimized Pipelined Analog-to-Digital Converter Design in Deep Sub-Micron CMOS Technology Doctor Dissertation, School of Electrical and Computer Engineering, George Institute of Technology, 2005, 35-36.

Google Scholar