Analysis and Realization of Critical Points on Hardware Design of FPGA

Abstract:

FPGA is one kind of important devices that can realize many functions. As the development of communication technology and computer science, more and more technologies are invented and more and more hardware design technologies are sifted out. Therefore, the hardware design based on ASIC can be not fit on the new theories realization. As a new device, FPGA has many advantages including strength function, shorter design circle, less money, more flexible and more intelligent design tools. More and More hardware designs of FPGA are pay more attentions. Therefore, it is significant to make analysis on hardware design of FPGA. The hardware design for FPGA will be related to the FPGA device. In the market Altera and Xilinx FPGAs are used frequently by engineers. Therefore, in this dissertation will be make analysis and realization the critical points in hardware design based on Xilinx FPGA. In this dissertation, the critical point of Hardware Design of FPGA will be described. It will include power source, impedance matching and clock circuit design. There are many hardware design tools used for hardware design including Altium Designer, Protel, Cadence and others. Compared with other design tools, Cadence will have more advantages. Therefore, in this dissertation, Cadence will be used as the design tool for hardware design analysis and realization. With the help of Cadence, one hardware design and signal transmission simulation will be made analysis. With the development of the micro-electronics technology and computer science, the hardware design about FPGA will be taken more and more attentions.

• Periodical: Advanced Materials Research (Volume 950)
• Pages: 133-138
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.950.133
• Online since: June 2014
• Authors: Chang Fu Wu
• Keywords: Cadence, FPGA, Hardware Design

References

[1] Roger Woods, John McAllister: FPGA-based Implementation of Signal Processing System[M], Computer Simulation and Communication Technology, 2012, 29(2).

[2] Bertoni A, Dorigo M: Low Power Design of Nanometer FPGAs[J]. Power Supply Design. 2013, 61: 307-314.

[3] Fang Xiaodong: Design Guide for Clock Generation and Distribution, Circuit Design and Technology, 2012(29).

[4] Kapur J N: Virtex-5 FPGA Rocket IO GTP Transceiver [J], Micro-electronics Devices, 2011, 20(9).

[5] Huang L K, Wang M J: Virtex-5 DC and Switch Characteristics, Micro-electronics Devices, 2013(22).

[6] Luhe Hong, Jianli Cai: Complete PCB Design Using OrCAD Capture and PCB Editor, Computer and Automation Engineering, Vo3. pp.185-189.

DOI: 10.1016/b978-0-7506-8971-7.x0001-7