Application and Debugging of All-Digital Frequency Synthesizer

Han Bai Fan; Xian Meng; Jun Ma Hou

doi:10.4028/www.scientific.net/AMR.989-994.4058

Paper Titles

Detection of Nonlinear Frequency Modulated Signal Based on Fractional Fourier Transform
p.4042

Detection of Chirp Signal with Time-Varying Amplitude Based on FRFT
p.4046

Analysis on Ranging and Velocity Measurement Performance of DS/FH Hybrid Spread Spectrum Signal
p.4050

Research of Image Denoising Method about Wavelet Transform with Neighborhood Average
p.4054

Application and Debugging of All-Digital Frequency Synthesizer
p.4058

Electronic Satellite Scheduling Problem and its Heuristic Method
p.4062

Recent Improvements in Image Retrieval
p.4069

Mineral Belt Image Segmentation Using Firefly Algorithm
p.4074

The Hidden Terminal Problem of 802.11 MAC and 802.15.4 MAC Protocols Based on NS2 Platform
p.4078

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 989-994Application and Debugging of All-Digital Frequency...

Application and Debugging of All-Digital Frequency Synthesizer

Abstract:

Presents the working principle of Integrated PLL chip Si4133, this paper presents the implementation of a 375MHz local oscillator for a super heterodyne transmitter/receiver by using Si4133.Using programming method to set the divider register Internal chip. In addition, this paper discuss the methods for decreases the phase noise. Debugging circuit using ICCAVR software , and show the debugging results. Facts show that the phase noise and spurious of the frequency synthesizer is low, and it is practical.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 989-994)

Pages:

4058-4061

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.989-994.4058

Citation:

Cite this paper

Online since:

July 2014

Authors:

Han Bai Fan*, Xian Meng, Jun Ma Hou

Keywords:

Frequency Synthesizer, Phase Locked Loop, SCM, Si4133

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Yuqing Wen. Design and Application of Frequency Synthesizer [D]. Xi'an University of Electronic Science and Technology, (2012).

Google Scholar

[2] Kho. J, Loh. C. I, Wui Hung Moo, Chee Seong Fong, Man On Wong. Extended analysis of SSN effect on phase-locked loop (PLL) circuit. Electrical Design of Advanced Packaging & Systems Symposium, 2009. (EDAPS 2009). IEEE. 2-4 Dec. (2009).

DOI: 10.1109/edaps.2009.5404005

Google Scholar

[3] Yong Li, Lijun Zhu, Changhong Shan. Based on DSP Builder Bandwidth Adaptive DPLL Design and Implementation [J]. Modern electronic technology, 2010, 16: 1-4.

Google Scholar

[4] Sai. A, Kobayashi. Y, Saigusa. S, Watanabe . O, Itakura. T. A digitally stabilized type-III PLL using ring VCO with 1. 01psrms integrated jitter in 65nm CMOS. Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International. 19-23 Feb. (2012).

DOI: 10.1109/isscc.2012.6176996

Google Scholar

[5] Houliang Xie. AVR Microcontroller Serial Communication [J]. Computer Programming Skills & Maintenance, 2011, 12: 79-80+85.

Google Scholar

[6] HongTian Wu. PLL Frequency Synthesizer Research and Design [D]. University of Electronic Science and Technology, (2013).

Google Scholar