The Research of Real-Time Image Acquisition and Sobel Edge Detection with FPGA

Yang Xu; Ping Li; Jian Jun Yuan; Min Xiang

doi:10.4028/www.scientific.net/KEM.467-469.703

Paper Titles

Heat and Mass Transfer of Cabbage in Vacuum Cooling and Experimental Research
p.680

Application of Fault Phenomenon Vector Distance Discriminance in Mechanical System Fault Diagnosis
p.686

GMM with Modified Weight Applied into Audio Segment Classification
p.692

Study on Bonding Characteristic of Mixed-Type Chloride Ion in Sulphoaluminate Cement
p.698

The Research of Real-Time Image Acquisition and Sobel Edge Detection with FPGA
p.703

A Sensor Data Management Scheme for Wireless Sensor Networks
p.709

Ranging Technology for Accurate Localization in Short-Range Wireless Networks – A Comparative Study
p.713

Determination of Pear Leaf Nitrogen Content Based on Multi-Spectral Imaging Technology and Multivariate Calibration
p.718

Selection of Preprocessing Parameters for PCA of Soil Classification Affected by Particle Sizes Based on Vis/NIR Spectroscopy
p.725

HomeKey Engineering MaterialsKey Engineering Materials Vols. 467-469The Research of Real-Time Image Acquisition and...

The Research of Real-Time Image Acquisition and Sobel Edge Detection with FPGA

Abstract:

As the real-time image acquiring and processing need to be dealt with high speed, a image acquisition and preprocessing system is discussed in this paper. It is built on FPGA( field programmable gate array ) with pipelined and parallel technology. The configurable macro function modules provided by Altera company achieve the Sobel edge detection algorithm. The real-time display the image after edge detection works properly and The new design method shorten the development cycle.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Key Engineering Materials (Volumes 467-469)

Pages:

703-708

DOI:

https://doi.org/10.4028/www.scientific.net/KEM.467-469.703

Citation:

Cite this paper

Online since:

February 2011

Authors:

Yang Xu, Ping Li, Jian Jun Yuan, Min Xiang

Keywords:

Edge Detection, Field-Programmable Gate Array (FPGA), Image Acquisition, Verilog HDL

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Altera. Quartus II Handbook Volume 4: SOPC Builder [EB/OL]. http: /www. altera. com, 2006-5. 67-75.

Google Scholar

[2] Xia Yuwen. Verilog Digital System Design Tutorial [M]. Beijing: Beihang Publishing House, 2005. 17-60.

Google Scholar

[3] Ren Aifeng. Embedded System Design Based On FPGA [M]. Xi'an: Xidian Publishing House, 2005. 26-33.

Google Scholar

[4] Zhou Kun Zheng. The Design of SDRAM Based on FPGA[J]. Moden Electric Technology 2003. 2 25-26.

Google Scholar

[5] Xu Da Peng, Li Cong Shan. FPGA-based digital image median filter design Electric Device，2006，29(4): 114-117.

Google Scholar

[6] Ai Yang Li, Yang Bing. FPGA-based Parallel Computing Sobel operator Moden Electric Technology, 2005, 28(9): 50-51.

Google Scholar

[7] Xue Ming Xing．Sobel algorithm based on FPGA devices. Electric Device and Appilcation 2008，10(11): 48-50.

Google Scholar

[8] Altera. Altera Embedded Peripherals [EB/OL]. http: /www. altera. com, 2006-5. 179-181.

Google Scholar

[9] Altera. Avalon Interface Specification [EB/OL]. http: /www. altera. com, 2006-5. 11-15.

Google Scholar

[10] Altera. Nios II Processor Reference Handbook [EB/OL]. http: /www. altera. com, 2006-5. 50-62.

Google Scholar