Dynamic-Pseudo-Random Test Sequence Generation Technique with Low Power Consumption

Abstract:

In order to provide low power consumption LFSR seed for BIST structure，this paper proposed a seed calculation Methods of dynamic-pseudo-random test sequence, it can reseed for LFSR and cut off test sequence of the low fault coverage effectively. The seed can generation fixed length pseudo-random test sequence, the sequence reduce test time and number of test vectors mostly. Experimental results that this technique can reduce the length of vectors, shorten test time and low power consumption based on without reduce the fault coverage

• Periodical: Key Engineering Materials (Volumes 474-476)
• Pages: 655-660
• DOI: https://doi.org/10.4028/www.scientific.net/KEM.474-476.655
• Online since: April 2011
• Authors: Sheng Jia Zheng, Jian Jun Liu, Tie Jun Li
• Keywords: Dynamic -Pseudo-Random, Fault Coverage, LFSR, Low Power Consumption, Seed

References

[1] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, An adjacency-based test pattern generator for low power BIST design, Proceedings of the 9th Asian Test Symposium, P. 459. December 04-06, (2006).

DOI: 10.1109/ats.2000.893667

[2] S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers, IEEE Transactions on Computers, Vol. 44, Issue 2, p.223 – 233,. (2005).

DOI: 10.1109/12.364534

[3] S. Gerstendorfer, and H. -J. Wunderlich, Minimized power consumption for scan-based BIST, in Proc. International Test Conference , p.77 – 84, Sept. 28-30, (2007).

DOI: 10.1109/test.1999.805616

[4] N. Ahmed, M. H. Tehranipour, and M. Nourani, Low power pattern generation for BIST architecture" in Proc. of the 2004 International Symposium on Circuits and Systems, (ISCAS , 04), pp. II - 689-92 Vol. 2, May 23-26, (2004).

DOI: 10.1109/iscas.2004.1329365

[5] Tan Enmin Song Shengdong Shi Wenkang A vector inserting TPG for BIST design with low peak power consumption High Technology Letters. pp.83-13(4) (2007).

DOI: 10.1109/icemi.2007.4351199

[6] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figureueras, S. Manich, P. Teixeira, and M. Santos, Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity, IEEE Int. Symp. on Circuits and Systems, CD-ROM proceedings, June (2005).

DOI: 10.1109/iscas.1999.777817

[7] N. Nicolici and B. Al-Hashimi, Power-Constrained Testing of VLSI Circuits, Springer Publishers, (2003).

[8] S. Hellebrand, Hua-Guo Liang, and H. -J. Wunderlich, A mixed mode BIST scheme based on reseeding of folding counters, in Proceedings of the 2000 IEEE International Test Conference, pp.778-784 Oct. 3-5, (2000).

DOI: 10.1109/test.2000.894274