Thermal Analysis of a Face-to-Back Bonded Four-Layer Stacked 3D IC Model

Abstract:

Three dimensional integrated circuits (3D ICs) consisted of stacking and vertically interconnecting are an emerging technology with great potential for improving system performance. 3D integration relies on Through Silicon Via (TSV) interconnection and interlayer bonding between the silicon layers. Due to the advantages of higher device density, lesser signal delay, shorter interconnection length and smaller package size, this technology attracts growing attentions. A number of innovative processes contribute to the realization of 3D IC. These include back grinding, coating, cleaning, etching, wafer thinning, filling of high aspect ratio vias with electroplated copper and interlayer bonding, etc. In this work, finite element models for four-layer stacked TSV-based (Through Silicon Via) 3D IC are established based on the heat distribution of working process caused by heat source in device die, in order to investigate the thermal effects and determine the improvements required. The transient temperature fields of 3D IC structures are obtained. The effects of various geometric parameters and thermal properties on the overall temperature have been analyzed. The result indicates that TSV diameter, pitch, BCB thickness and BEOL conductivity play more important roles to the temperature increment and the maximum temperature of no TSV structures is several times of that of TSV-based structures. The copper provides for an effective heat conduction path, and reduces considerably the overall temperature. It is also shown that the heat path from chip to the bottom surface is the main way for the heat dissipation.

• Periodical: Key Engineering Materials (Volumes 562-565)
• Pages: 141-146
• DOI: https://doi.org/10.4028/www.scientific.net/KEM.562-565.141
• Online since: July 2013
• Authors: Xiu Yun Du, Zhe Nan Tang
• Keywords: 3D IC, Finite Element, Thermal Modeling, Through Silicon via (TSV)

References

[1] E. Wong, S.K. Lim, 3D floor planning with thermal vias, IEEE proceedings of Design, Automation and Test in Europe. (2006) 878-883.

[2] D. Atienza, Emulation-based transient thermal modeling of 2D/3D systems on chip with active cooling, Thermal Investigations of ICs and Systems International Workshop. (2009) 50-55.

DOI: 10.1016/j.mejo.2010.08.003

[3] J. Zhang, M.O. Bloomfield, J.Q. Lu, et al, Thermal stresses in 3D IC inter-wafer interconnect, Microelectronic Engineering. 82 (2005) 534-547.

DOI: 10.1016/j.mee.2005.07.053

[4] N. Ranganathan, K. Prasad, N. Balasubramanian, et al, A study of thermo-mechanical stress and its impact on through-silicon vias, Journal of Micromechanics and Micro engineering. 18 (2008) 075018-075031.

DOI: 10.1088/0960-1317/18/7/075018

[5] J.V. Olmen, C. Huyghebaert, J. Coenen, et al, Integration challenges of copper Through Silicon Via (TSV) metallization for 3D-stacked IC integration, Microelectronic Engineering. 88 (2011) 745-748.

DOI: 10.1016/j.mee.2010.06.026

[6] C. Torregiani, B. Vandevelde, H. Oprins, et al, Thermal analysis of hot spots in advanced 3D-stacked structures, IEEE 15th International Workshop on Thermal Investigations of ICs and Systems. (2009) 56-60.

DOI: 10.1109/eptc.2009.5416563

[7] F. Geng, X.Y. Ding, G.W. Xu, et al, A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication, Chinese Journal of Semiconductors. 30(2009) 106003.1-106003.6.

DOI: 10.1088/1674-4926/30/10/106003