Characteristics of a System in a Package with Silver Wires

Abstract:

The system in a package (SiP) including of a system on a chip (SoC) and a double-data-rate-three synchronous dynamic random access memory (DDR3 SDRAM) were studied with respect to the high-speed characteristics. The SiP was the multi-chip-module thin-profile fine-pitch ball grid array (MCM TFBGA) package with four-layer substrate. The high-speed 1600-Mbps data rate DDR3 signals were used in the signal integrity (SI) analysis. The SiP with low-cost silver (Ag) wires displayed a 500.18-ps aperture width in the eye diagram, which was successfully achieved signal integrity (SI) performance requirement. This work demonstrated the SiP with the Ag wires was the great potential solution for the advanced high-speed product applications.

• Periodical: Key Engineering Materials (Volume 661)
• Pages: 121-127
• DOI: https://doi.org/10.4028/www.scientific.net/KEM.661.121
• Online since: September 2015
• Authors: Yeong Lin Lai*, Wen Jung Chiang
• Keywords: Signal Integrity (SI), Silver, Synchronous Dynamic Random Access Memory (SDRAM), System in a Package (SiP)

References

[1] S. B. Habib, K. Czuba, W. Jalmuzna, T. Jezynski, Design of eight-channel ADC card for GHz signal conversion, in: 2010 17th Int. Conf. Mixed Des. Integr. Circuits Syst., Warsaw, 2010, pp.144-147.

[2] H. Shen, Z. Wang, W. Zheng, PCB level SI simulation based on IBIS model for high-speed FPGA system, in: 2009 9th Int. Conf. Electron. Meas. Instruments, Beijing, 2009, pp.4-79.

DOI: 10.1109/icemi.2009.5274692

[3] S. -H. Lee, S. Cho, K. -J. Song, E. -J. Byun, S. H. Joo, S. -D. Suh, K. Ha, S. -J. Oh, W. Lee, A serial optical link based memory test system for high-speed and multi-parallel test, J. Light. Technol. 28 (2010) 104-110.

DOI: 10.1109/jlt.2009.2032788

[4] G. Signorini, S. Grivet-Talocia, I.S. Stievano, L. Fanucci, Macromodel-based signal and power integrity simulations of an LP-DDR2 interface in mSiP, in: 2014 10th Conf. Ph.D. Res. Microelectron. Electron., Grenoble, 2014, pp.1-4.

DOI: 10.1109/prime.2014.6872719

[5] L. L. W. Leung, M. L. Sham, W. Ma, Y. C. Chen., J. R. Lin, T. Chung, System-in-package (SiP) design: issues, approaches and solutions, in: 2006 Int. Conf. Electron. Mater. Packag., Hong Kong, 2006, pp.1-5.

DOI: 10.1109/emap.2006.4430662

[6] K. Chandrasekar, D. Oh, A. Rahman, Timing analysis for wide IO memory interface applications with silicon interposer, in: 2014 IEEE Int. Symp. Electromagn. Compat., Raleigh, NC, 2014, pp.46-51.

DOI: 10.1109/isemc.2014.6898941

[7] H. Kondo, S. Otani, M. Nakajima, O. Yamamoto, N. Masui, N. Okumura, M. Sakugawa, M. Kitao, K. Ishimi, M. Sato, F. Fukuzawa, S. Imasu, N. Kinoshita, Y. Ota, K. Arimoto, T. Shimizu, Heterogeneous multicore SoC with SiP for secure multimedia applications, IEEE J. Solid-State Circuits 44 (2009).

DOI: 10.1109/jssc.2009.2022219

[8] Y. -L. Lai, W. -J. Chiang, Characteristics of system in a package of synchronous dynamic random access memory for high-speed data storage applications, IEEE Trans. Magn. 50 (2014) Art. ID 3501105.

DOI: 10.1109/tmag.2014.2306797

[9] H. -H. Tsai, T. -H. Chuang, J. -D. Lee, C. -H. Tsai, H. -C. Wang, H. -J. Lin, C. -C. Chang, High performance Ag-Pd alloy wires for high frequency IC packages, in: 2013 8th Int. Microsystems, Packag. Assem. Circuits Technol. Conf., Taipei, Taiwan, 2013, pp.162-165.

DOI: 10.1109/impact.2013.6706697

[10] J. Tsai, A. Lan, D.S. Jiang, L.W. Wu, J. Huang, J.B. Hong, Ag alloy wire characteristic and benefits, in: 2014 IEEE 64th Electron. Components Technol. Conf., Orlando, FL, 2014, pp.1533-1538.

DOI: 10.1109/ectc.2014.6897498