Test Scheduling Method Based on Cellular Genetic Algorithm for System on Chip

Article Preview

Abstract:

The main aspects for the test of system on chip (SoC) are designing testability architectures and solving the test scheduling. The test time of SoC can be reduced by using good test scheduling schemes. A test scheduling method based on cellular genetic algorithm is presented in this paper. In the method, the individuals are used to represent the feasible solutions of the test scheduling problem, the individuals are distributed over a grid or connected graph, the genetic operations such as selection and mutation are applied locally in some neighborhood of each individual. The test scheduling schemes are obtained by carrying out the evolutionary operations for the populations. A lot of experiments are performed for the SoC benchmark circuits, the experimental results show that the better test scheduling schemes can be obtained by the method in this paper.

You might also be interested in these eBooks

Info:

Periodical:

Materials Science Forum (Volumes 663-665)

Pages:

670-673

Citation:

Online since:

November 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] L. Jaesung and L.H. Jae: IEEE Trans. on Circuits and Systems I: Regular Papers, Vol. 55 (2008), p.2202.

Google Scholar

[2] O. Sinanoglu, E. Marinissen, A. Sehgal and J. Fitzgerald: IEEE Design & Test of Computers, Vol. 26 (2009), p.25.

Google Scholar

[3] J. Chin and M. Nourani: IEEE Trans. on Computers, Vol. 54 (2005), p.1598.

Google Scholar

[4] W. Lei and K. Chakrabarty: IEEE Trans. on CAD, Vol. 28 (2009), p.1251.

Google Scholar

[5] E. Larsson and H. Fujiwara: IEEE Trans. on VLSI, Vol. 14 (2006), p.305.

Google Scholar

[6] D. Zhao and S. Upadhyaya: IEEE Trans. on Instrumentation and Measurement, Vol. 53 (2004), p.318.

Google Scholar

[7] S. Samii, M.S. elkala and E. Larsson: IEEE Trans. on CAD, Vol. 27(2008), p.973.

Google Scholar

[8] P. Rosinger, B. M. Al-Hashimi and K. Chakrabarty: IEEE Trans. on CAD, Vol. 25(2006), p.2502.

Google Scholar

[9] S. Goel and E.J. Marinissen: IEEE Trans. on Computers, vol. 58 (2009), p.409.

Google Scholar

[10] S.Y. Yuen and C.K. Chow: IEEE Trans. on Evolutionary Computation, vol. 13(2009), p.454.

Google Scholar

[11] E.J. Marinissen, V. Iyengar and K. Chakrabarty: ITC 2002 SoC Benchmark Initiative. International Test Conference, 2002. http: /www. extra. research. philips. com/itc02socbenchm.

Google Scholar