Analytical Modeling for Short Channel SOI-MOSFET and to Study its Performance

Abstract:

With the emergence of mobile computing and communication, low power device design and implementation have got a significant role to play in VLSI circuit design. Conventional silicon (bulk CMOS) technology couldn‘t overcome the fundamental physical limitations belonging to sub-micro or nanometer region which leads to alternative device technology like Silicon-on-Insulator (SOI) technology. In a fully-depleted FDSOI structure the electrostatic coupling of channel with source/drain and substrate through the buried layer (BL) is reduced. This allows in turn to reduce the minimal channel length of transistors or to relax the requirements on Si film thickness. A generalized compact threshold voltage model for SOI-MOSFET is developed by solving 2-D Poisson‘s equation in the channel region and analytical expressions are also developed for the same. The performance of the device is evaluated after incorporating the short channel effects. It is observed that in SOI, presence of the oxide layer resists the short channel effects and reduces device anomalies such as substrate leakage by a great factor than bulk-MOS. The threshold voltage and current drive make SOI the ultimate candidate for low power application. Thus SOI-MOSFET technology could very well be the solution for further ultra scale integration of devices and improvised performance.

• Periodical: Applied Mechanics and Materials (Volumes 110-116)
• Pages: 5150-5154
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.110-116.5150
• Online since: October 2011
• Authors: K. Senthil Kumar, Saptarsi Ghosh, Anup Sarkar, S. Bhattacharya, Subir Kumar Sarkar
• Keywords: DIBL, SOI, Subthreshold Swing, Surface Potential, Threshold Voltage

References

[1] G.E. Moore, SPIE 2438, (1995).

[2] P. Heremars, J. Witters, G. Groekensen, and H. Maes, Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation, IEEE Trans. Electron Devices, vol. 36, p.1318, (1989).

DOI: 10.1109/16.30938

[3] H. Haddara, and S. Cristoloveanu, Profiling of stress-induced interface states in short-channel MOSFETs using a composite charge pumping technique, Solid State Electron., vol. 29, p.767, (1986).

DOI: 10.1016/0038-1101(86)90177-2

[4] H. Haddara, and G. Ghibaudo, Analytical modeling of transfer admittance in small MOSFETs and application to interface state characterization, Solid State Electron., vol. 31, p.1077, (1988).

DOI: 10.1016/0038-1101(88)90408-x

[5] K. Suzuki, Senior Member , IEEE and Sergey Pidin, Short-Channel Single Gate SOI MOSFET Model, IEEE Trans. Electron Devices, VOL. 50(5), 1297-1305, (2003).

DOI: 10.1109/ted.2003.813450

[6] K.K. Young, Short –channel effects in fully depleted SOI-MOSFETs, IEEE Trans. Electron Devices, Vol. 36, pp.399-402, (1989).

DOI: 10.1109/16.19942