A Discussion of the Design Method of Full Adder Circuit

Shan Lin; Tao Lin; Zhan Wen Liu

doi:10.4028/www.scientific.net/AMM.135-136.15

Paper Titles

Preface

3D Novel Face Model Based on Surface Stitching
p.3

A Class of Optimizations and Energy-Saving Application
p.10

A Discussion of the Design Method of Full Adder Circuit
p.15

A False Negative Maximal Frequent Itemsets Mining Algorithm over Stream
p.21

A Fault Diagnosis Approach of Steer-by-Wire System
p.26

A Fit Degree Based Two-Step Lookahead Algorithm for Solving the Container Loading Problem
p.30

A High-Efficient Data Model of Road Network in Vehicle Navigation System
p.37

A High-Speed Railway Data Placement Strategy Based on Cloud Computing
p.43

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 135-136A Discussion of the Design Method of Full Adder...

A Discussion of the Design Method of Full Adder Circuit

Abstract:

A bit full adder is a very important component in the digital system. Design of a full-adder circuit, as an example, by changing its output function expression in the form of expression, use the gates, decoder, multiplexer etc 74 series devices, the eight circuits realization form are given respectively, and briefly analyzed the advantages and disadvantages of the various circuit implementation. The example show that the design of combinational logic circuits has mobility and variety, it could give the instructiveness and the guiding for other design of combinational logic circuits.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 135-136)

Pages:

15-20

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.135-136.15

Citation:

Cite this paper

Online since:

October 2011

Authors:

Shan Lin, Tao Lin, Zhan Wen Liu

Keywords:

Combinational Logic Circuit, Design Method, Digital System, Full Adder

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] J.C. Zhang, J.F. Jiang, Z.G. Mao, Design of an Efficient ALU Based on Reused Logic Structure, Information Technology. 3 (2010) pp.58-63.

Google Scholar

[2] J. Liu, M.X. Yi, Research on a Parallel adder with 4 Binary Addends and its Interface, Journal of Hefei University of Technology, 32 (2009) pp.1683-1686.

Google Scholar

[3] Z.Y. Wan, L. Cheng, J. Wei, Discussion on Practicing Original Education in Teaching Reform of Electronics Course, Journal of Gansu Lianhe University, 22(2008)pp.88-92.

Google Scholar

[4] S. Yan, Digital electronic technology foundation, fifth ed., Higher Education Press, Beijing, (2006).

Google Scholar

[5] H.G. Kang, S.B. Zou, Z. Qin, Fundamentals of Electronic Technique, fifth ed., Higher Education Press, Beijing, (2006).

Google Scholar

[6] X.X. Cui, J. Chen, Design methods of one bit full adder circuit, Physics Experimentation, 29(2009), pp.39-41.

Google Scholar

[7] R.G. Bao, S.Y. Hou, Method to Relize Combinational Logic Function Using Combination of Decoder and Data Selector, Journal of Liaoning Technical University, 25(2006)pp.209-210.

Google Scholar

[8] X. Shi, P.Y. Huang, Applications of Multiplexer in Digital Circuits, Journal of Chongqing University of Posts and Telecommunications, Suppl. (2008)pp.49-50.

Google Scholar

[9] N.L. Xing, Design of Combination of Logical Electric Circuit by Data Selectors, Modern Electronic Technique, 10(2007)pp.182-184.

Google Scholar

[10] X.S. Yan, P. Fang, Q.Z. Liang, C.Y. Hu, Hull-adder Optimization Designing Based on Evolutionary Algorithms, Computer & Digital Engineering, 37(2009)pp.164-167.

Google Scholar