Research and Design for 2D-FFT Processor Based on FPGA

Xiao Yu Cheng; Jun Yang; Yun Hua Zuo

doi:10.4028/www.scientific.net/AMM.273.379

Paper Titles

The Simulation and Realization Methods of Partial Discharge Signal in Gas Insulated Substation
p.360

A New Approach of Determination of Comprehensive Weight in Condition Assessment of Power Transformer
p.365

Novel Low-Pass Microwave Filter Based on Rectangular Ring DGS
p.371

Research and Design of One New Type of Satellite Antenna Unit
p.375

Research and Design for 2D-FFT Processor Based on FPGA
p.379

Study of Harmonic Suppression Method Based on the Class D Amplifier
p.384

Study on Preventing Override Trip System for High-Voltage Power Grid of Coal Mine Underground Based on the EtherCAT
p.389

Study on Fluctuation Reason of DC-Side Voltage of Active Power Filter and Stability Control
p.394

Analysis of a Novel Isolated Input-Series and Output-Series Full-Bridge Bidirectional DC/DC Converter
p.399

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 273Research and Design for 2D-FFT Processor Based on...

Research and Design for 2D-FFT Processor Based on FPGA

Abstract:

In this paper, a 2D-FFT processor design on CORDIC algorithm has proposed. This design extracts the radix-4 algorithm in FFT as the foundation, uses the assembly line technology to enhance the turnover rate for the whole system, and has many characteristics with the simple hardware architecture, low component, stable running and high precision. This design has carried on the timing simulation on Altera chip EP2C35F672C6, can satisfy 50MHz system clock.

You might also be interested in these eBooks

Manufacturing and Engineering Developments

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 273)

Pages:

379-383

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.273.379

Citation:

Cite this paper

Online since:

January 2013

Authors:

Xiao Yu Cheng, Jun Yang, Yun Hua Zuo

Keywords:

2D-FFT Processor, CORDIC Algorithm, Field-Programmable Gate Array (FPGA)

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] GONZALEZ R C, WOODS R E, EDDINS S L. Digital image processing using MATLAB [M]. Beijing: Publishing House of Electronics Industry, (2005).

Google Scholar

[2] XiaoLiangzheng, LiJiuxian. digital image processing [M]. Nanjing: Publishing House of Southeast University, (2005).

Google Scholar

[3] ChenLijun, YiJunxun, The next generation of wireless communication technology in the realization of adaptive FFT processor [J] , Mobile and communication, 2009. 10: 25-29.

Google Scholar

[4] FanJin, JinShengzhen, SunCaihong. Super high-speed FFT processor design and Implementation [J] . Optics and precision engineering, 2009. 17 (9): 2241-2246.

Google Scholar

[5] HuangNing, ZhuEn, RongYu. High speed FFT chip design and structure research [J]. electronic device , 2008, 31(2): 511-515.

Google Scholar

[6] ZHANG X X, WANG G Z. Parallel FFT architecture consisting of FFT chips[J]. Joumal of Circuits and Systems, 2000, 5(2): 38-42.

Google Scholar

[7] LiQuanli, LiuChangliang. CCS FFT arithmetic [J]. Communication and information processing, 2009, 28 (2): 59-62.

Google Scholar

[8] M.C. McFarland, A.C. Parker, R. Camposano. The High. Level Synthesis of Digital System. Proceedings of the IEEE, 1990, 78(2): 301~317.

Google Scholar

[9] LiDuo, HuangYizhuang. Application of FPGA technology for FFT. Electronic products in the world, 2000, (8): 58~58.

Google Scholar

[10] HanZeyao, HanYan, ZhengWeimin. A high speed real-time and fixed-point H processor design [J]. Journal of circuits and systems, 2002, 3(7): 18-22.

Google Scholar