Synchronization Design for Multi-Channel Data Acquisition System

Abstract:

In land seismic data acquisition systems, as seismic exploration goes towards to cover large area, a multi-channel structure is needed. In such systems, synchronization is very important, which has great influence on data acquisition and transmission. In this paper, a clock synchronization scheme for seismic exploration is proposed. In the scheme, LVDS serial transmission is used so that the whole system clocks can be made to have the same frequency through clock data recovery technique. Moreover, to compensate the effect caused by transmission delay, an effective algorithm based on PLL phase locked and FPGA logic is proposed in this scheme. The test results show that this scheme meets the system clock synchronization requirements well with the error precision less than 1ns, which fully demonstrates the feasibility and reliability of the scheme. The scheme proposed here can be used in related systems which require clock synchronization.

• Periodical: Applied Mechanics and Materials (Volumes 333-335)
• Pages: 472-479
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.333-335.472
• Online since: July 2013
• Authors: Jian Fei An*, Ke Zhu Song, Lin Feng Shang, Jun Feng Yang
• Keywords: Clock Data Recovery, Clock Distribution, Clock Synchronization, Logical Compensation Method, Multi-Channel System, PLL, Seismic Exploration

References

[1] http: /www. eoearth. org/article/Seismic_exploration.

[2] http: /en. wikipedia. org/wiki/Exploration_geophysics.

[3] http: /en. wikipedia. org/wiki/Reflection_seismology.

[4] Ping Cao, Kezhu Song, Junfeng Yang, Fuming Ruan, Design of Large Remote Seismic Exploration Data Acquisition System, Journal of Geophysics and Engineering, V8 (2010) pp.27-34.

DOI: 10.1109/iita-grs.2010.5602687

[5] Xueyi Yu, Jian Qiao, Woogeun Rhee, Joon-Young Park, Kyongsu Lee, and Zhihua Wang， A Semi-Digital Cascaded CDR with Fast Phase Acquisition and Adaptive Resolution Control, VLSI Design Automation and Test (VLSI-DAT), (2010).

DOI: 10.1109/vdat.2010.5496750

[6] T. Korhonen. Review of Accelerator Timing Systems,. International Conference on Accelerator and Large Experimental Physics Control Systems. Trieste, Italy, Oct. 1999, p.167~170.

[7] T. Naito et. al. The Synchronizing Scheme for KEKB", Proceedings of the ICALEPCS, 97 Conference.

[8] Zhang Huixin, Guo Hufeng, Design of long distance transmission based on LVDS bus, 2010 3rd International Conference on Advanced Computer Theory and Engineering, V5 104-107.

DOI: 10.1109/icacte.2010.5579266

[9] http: /en. wikipedia. org/wiki/Attenuation.

[10] An Qi, Review of methods and techniques of precise time interval measurements for particle physics experiments, Nuclear Techniques, Vol. 29, No. 6 June (2006).

[11] Mota M, Design and characterization of CMOS high-resolution time-to-digital converters, PhD Thesis, Labortorio de Instrumentacao e Fisica Experimental de Parficulas，Lisbo n，Oct．(2000).

[12] IEEE Std. 1588 - 2002 IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, IEEE Std 1588-2002, pp. i–144, Nov. 2002, replaced by 61588-2.

DOI: 10.1109/sficon.2002.1159815