An 8-Bit 1.72-Gsample/s Two Channel TimeInterleaved Analog-to-Digital Converter Based on PCB Circuit Board

Abstract:

This paper reports an 8-bit 1.72-Gsample/s TimeInterleaved analog-to-digital converter (TIADC) based on PCB with Field Programmable Gate Array (FPGA) technique. The system integrates two independent designed 8-bit 0.9-Gsample/s ADC chips in parallel, commercial FPGA and multi phase clock distributor circuit. In order to increase the systems performance, online calibration method is proposed to calibrate the mismatching errors in TIADC. The utilization of the FPGA is proven to be effective in removing the offset & gain mismatch; the clock distributor circuit is used as the time delay for each Sub-ADC chip to eliminate the sampling-time error. The hardware design features are also described in details. The ADC chip is fabricated in 0.35 um SiGe BiCMOS. Finally, experimental results reveal that the proposed system is capable to be operated up to 1.72GSps.Under this sampling frequency (1.72GHz), the system can achieve spurious free dynamic range (SFDR) which is larger than 40dBc. The effective code (ENOB) is lager than 5.5 bit from DC to Nyquist frequency and the power dissipation is 2.28 W.

• Periodical: Applied Mechanics and Materials (Volumes 336-338)
• Pages: 1525-1531
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.336-338.1525
• Online since: July 2013
• Authors: Jin Wu, Dan Yu Wu, Fan Jiang, Yang Yu, Lei Zhou, Xin Yu Liu, De Xin Wu
• Keywords: Calibration, Field-Programmable Gate Array (FPGA), PCB, TIADC

References

[1] W. C. Black, Jr. and D. A. Hodges, IEEE J. Solid-State Circuits, vol. SC-15, p.1022, Dec. (1980).

[2] D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, IEEE J. Solid-State Circuits, vol. 33(1998), p. (1904).

[3] Sumanen, M. Waltari, and K. A. I. Halonen, IEEE J. Solid-State Circuits(2001), p.1048.

[4] C. Vogel, IEEE Trans. Instrum. Meas., vol. 54, no. 2(2005), p.415.

[5] G. Leger, E. Peralias, and J. Huertas, IEEE Trans. Circuits Syst. I, vol. 51, no. 1(2004), p.140.

[6] M.E. Chammas and B. Murmann, IEEE Trans. Circuits Syst. I, vol. 56, no. 5(2009), p.902.

[7] C.C. Hsu, F.C. Huang, C.Y. Shin, C.C. Huang, Y.H. Lin, C.C. Lee, and B. Razavi, Digest Technical Papers, 54th international solid state circuits conference(2007), San Francisco, USA, p.464.

[8] K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, IEEE J. Solid-State Circuits, vol. 33(1998), p. (1912).

[9] H. Jin and E. K. F. Lee, IEEE Trans. Circuits Syst. II, vol. 47(2000), p.603.

[10] S. M. Jamal, D. Fu, S. H. Lewis, and P. J. Hurst, IEEE J. Solid-State Circuits, vol. 37(2002), p.1618.

[11] S.M. Jamal, D. Fu, M.P. Singh, P.J. Hurst and S.H. Lewis, IEEE Transactions on Circuits and Systems, vol. 51, no. 1 (2004): p.130.