A Multi-Channel, 16-Bit, 250[kHz], Simultaneous Sampling ADC

Article Preview

Abstract:

A 16-bit multi-channel simultaneous sampling ADC of wide analog input was designed. This ADC had a maximum conversion rate of 250[kSPS]. The ADC was implemented in 0.6[um] 2P3M standard CMOS process+high voltage CMOS process. For ±10 [V]/10[kHz] sine analog input and 250[kSPS] sampling rate, the testing result of the ADC at room temperature is that INL is 1.7[LSB], SINAD is 85.3[dB], EFS-is 0.055[%FS], EFS+ is 0.039[%FS].

You might also be interested in these eBooks

Info:

Periodical:

Pages:

901-906

Citation:

Online since:

November 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] VERMA N, CHANDRAKASAN A P. A 25 μW 100 kS/s 12b ADC for wireless micro-sensor applications [C] / IEEE Int Sol State Circ Conf, Dig Tech Pap. San Francisco, CA, USA. 2006: 822-831.

DOI: 10.1109/isscc.2006.1696122

Google Scholar

[2] Ogawa,T., Kobayashi, H., Takahashi, Y., Takia, N., Hotta, M., San, H., et al. (2010). SAR ADC algorithm with redundancy and digital error correction. IEICE TRANS. Fundamentals, E93-A(2), 415-423.

DOI: 10.1587/transfun.e93.a.415

Google Scholar

[3] TAN K-S, KIRIAKI S, DE WIT M, et al. Error correction techniques for high-performance differential A/D converters [J]. IEEE J Sol Sta Circ, 1990, 25(6): 1318-1327.

DOI: 10.1109/4.62175

Google Scholar

[4] C. Kothandaraman et al., Electrically Programmable Fuse (eFuse) Using Electromigration in Silicides, in IEEE Electron Device Lett., vol. 23, 2002, pp.523-525.

DOI: 10.1109/led.2002.802657

Google Scholar