A Novel Compiler Assisted Approach for Issue Queue Power Reduction

Abstract:

Superscalar processors contain complex control logic in order to extract sufficient instruction level parallelism (ILP). The issue logic is one of the main sources of power dissipation in current superscalar processors. It has been estimated that up to 30% of the energy consumed by a processor is in the issue logic. This paper presents a novel compiler assisted approach to power reduction where we use compiler analysis to pass information to the processor about the number of entries needed, allowing the processor to resize the issue queue dynamically which limit the number of instruction dispatched and resident in the queue reduces the energy consumption without adversely affecting performance. Compared with hardware scheme, our approach is simpler faster and saves more energy. Using the approach we achieve 43.3% dynamic and 28.5% static power savings.

• Periodical: Applied Mechanics and Materials (Volumes 543-547)
• Pages: 1981-1986
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.543-547.1981
• Online since: March 2014
• Authors: Peng Wei Lv*, Jian Qing Xiao, Sen Mao Shi
• Keywords: Compiler Analysis, DAG Analysis, Issue Queue Resize, Power Reduction

References

[1] D. Folegnani and A. Gonzalez. Energy-effective issue logic. In ISCA, (2001).

[2] J. Abella and A. Gonzalez. Power-aware adaptive issue queue and rename buffers. In HiPC, LNCS2913, (2003).

[3] A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, and D. Albonesi. An adaptive issue queue for reduced power at high performance. In PACS, volume 2008 of Lecture Notes in Computer Science. Springer, (2000).

DOI: 10.1007/3-540-44572-2_3

[4] R. I. Bahar and S. Manne. Power and energy reduction via pipeline balancing. In ISCA, (2001).

DOI: 10.1145/379240.379265

[5] S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In ISCA, (1998).

DOI: 10.1145/279361.279377

[6] R. Maro, Y. Bai, and R. I. Bahar. Dynamically reconfiguring processor resources to reduce power consumption in highperformance processors. In PACS, volume 2008 of Lecture Notes in Computer Science. Springer, (2000).

DOI: 10.1007/3-540-44572-2_8

[7] D. Folegnani and A. Gonzalez. Energy-effective issue logic. In ISCA, (2001).

[8] A. Buyuktosunoglu, S. Schuster, D. Brooks, P. Bose, P. Cook, and D. Albonesi. An adaptive issue queue for reduced power at high performance. In PACS, volume 2008 of Lecture Notes in Computer Science. Springer, (2000).

DOI: 10.1007/3-540-44572-2_3

[9] M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, (1989).

[10] R. Canal and A. Gonzalez. Reducing the complexity of the issue logic. In ICS, (2001).

[11] Jones, T.M., O'Boyle, M.F.P., Abella, J., Gonz´alez, A.: Software directed issue queue power reduction. In: HPCA-11. (2005).