An Error Correcting Method of BCH Code Applicable to Memory

Yi Yun Zhang; Hou Peng Chen; Zhi Tang Song; Ge Zi Li

doi:10.4028/www.scientific.net/AMM.543-547.2000

Paper Titles

An Embedded FTP Server: Research and Implementation
p.1977

A Novel Compiler Assisted Approach for Issue Queue Power Reduction
p.1981

Research on Multi-Optimizing Strategy for MVB Sporadic Data of Rail Transit On-Board Network
p.1987

A Modified Update Rule of Field Variable Using Hybrid Cellular Automata Method
p.1995

An Error Correcting Method of BCH Code Applicable to Memory
p.2000

SDR-Based Precoding for Multi-User Multi-Stream MIMO Downlinks
p.2004

HF Dynamic Frequency Optimization Technology
p.2009

Dynamic Spectrum Access Considering Channel Fading in Cognitive Networks
p.2013

Knowledge Acquisition of Interval Set-Valued Based on Granular Computing
p.2017

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 543-547An Error Correcting Method of BCH Code Applicable...

An Error Correcting Method of BCH Code Applicable to Memory

Abstract:

An error correcting method of BCH code applicable to memory is proposed. The reliability and yield of memories can be efficiently improved by error correcting codes. Due to the limited length of data transfer bits in certain interfaces, check bits are not fully used by most BCH codes. The proposed method takes advantage of the nature of BCH codes to make full use of the check bits, so that more errors can be corrected than the original method. The algorithm can be achieved by pure logic circuits in a parallel way with only gate delay, suitable for special timing applications. The improvement of certain BCH code is evaluated by C++ and the hardware implementation is presented by FPGA.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 543-547)

Pages:

2000-2003

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.543-547.2000

Citation:

Cite this paper

Online since:

March 2014

Authors:

Yi Yun Zhang*, Hou Peng Chen, Zhi Tang Song, Ge Zi Li

Keywords:

Bose-Caudhuri-Hochquenghem Code, Error Correcting Code, Memory

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Masashi Horiguchi, KiyooItoh. Nanoscale Memory Repair [M]. Springer. 2011: 1-8.

Google Scholar

[2] Valentin Gherman, Samuel Evain, Yannick Bonhomme. Memory Reliability Improvements based on Maximized Error-Correcting Codes [C]. 17th IEEE European Test Symposium, (2012).

DOI: 10.1109/ets.2012.6233018

Google Scholar

[3] Agostino Pirovano, Andrea Redaelli, Fabio Pellizzer et al. Reliability Study of Phase-Change Nonvolatile Memories[J]. IEEE Transactions on Device and Materials Rliability, 2004, Vol. 4, No. 3: 422-427.

DOI: 10.1109/tdmr.2004.836724

Google Scholar

[4] Mohammad Gh. Mohammad, Laila Terkawi, Muna Albasman. Phase Change Memory Faults[C]. Proceedings of the 19th International Conference on VLSI Design, Hyderabad, IEEE Computer Society, 2006: 108-112.

DOI: 10.1109/vlsid.2006.134

Google Scholar

[5] M. Spica and T.M. Mak. Do we need anything more than single bit error correction (ECC)? [C] IEEE international workshop on memory technology, design, and testing, August 9-10, 2004, San Jose, CA, USA.

DOI: 10.1109/mtdt.2004.1327993

Google Scholar

[6] James L. Massey. Step-by-step Decoding of the Bose-Chaudhuri- Hocquenghem Codes[J]. IEEE Transaction on Information Theory, 1965, Vol. IT-11, No. 4: 580-585.

DOI: 10.1109/tit.1965.1053833

Google Scholar

[7] Shyue-Win Wei, Che-Ho Wei. A High-Speed Real-Time Binary BCH Decoder[J]. IEEE Transactions on Circuits and Systems for Video Technology, 1993, Vol. 3, No. 2: 138-147.

DOI: 10.1109/76.212719

Google Scholar

[8] H.P. Lee, H.C. Chang, T.C. Lin et al. A Weight Method of Decoding the Binary BCH Code [C]. Eighth International Conference on Intelligent Systems Design and Applications. 2008: 545-549.

DOI: 10.1109/isda.2008.38

Google Scholar