A Matching Outputs Approach to Evolutionary Design of Polymorphic Self-Checking Circuits

Abstract:

In order to solve the problem of losing optimum structure in the stage of fitness evaluation, a matching outputs approach to evolutionary design of polymorphic self-checking circuits is proposed in this paper. By adding NOT gate to outputs of the candidate circuits, the fitness and the diversity of the population are increased when the matching degree of the output is lower than 1/2. The experiments of evolutionary design for 1-bit self-checking adder are conducted by combining the polymorphic gates with conventional gates. Experimental results show that the proposed method can detect all the stuck-at-faults. The generation of evolution is decreased by 28% to 32% compared with ordinary method in designing polymorphic self-checking circuits. The proposed method enjoys advantages of faster convergence and less iteration.

• Periodical: Applied Mechanics and Materials (Volumes 556-562)
• Pages: 4309-4312
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.556-562.4309
• Online since: May 2014
• Authors: Lei Bai*, Xiang Li
• Keywords: Evolutionary Design, Matching Outputs, Polymorphic Circuits, Self-Checking Circuits

References

[1] D. P. Vasudevan, P. K. Lala, and J. P. Parkerson: Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding ( IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 54, no. 12, p.2696–2705, Dec. 2007. ).

DOI: 10.1109/tcsi.2007.910537

[2] L. Sekanina: Evolution of polymorphic self-checking circuits (Proc. International conference on Evolvable Systems: From Biology to Hardware, Springer Press, Sep. 2007, p.186–197).

DOI: 10.1007/978-3-540-74626-3_18

[3] R. Ruzicka, L. Sekanina, and R. Prokop: Physical demonstration of polymorphic self-checking circuits (Proc. IEEE Symp. On-Line Testing, IEEE Press, Jul. 2008, p.31–36).

DOI: 10.1109/iolts.2008.23

[4] A. Stoica, R. S. Zebulum, D. Kyemeulen: Polymorphic electronics (Proc. International conf. Evolvable Systems: From Biology to Hardware, Springer Press, Oct. 2001, p.291–302).

DOI: 10.1007/3-540-45443-8_26

[5] W. Luo, Z. Zhang, X. Wang: Degigning polymorphic circuits with polymorphic gates: a general design approach (IET Circuits, Devices & Systems, vol. 1, no. 6, p.470–476, Dec. 2007).

DOI: 10.1049/iet-cds:20070057

[6] L. Sekanina: Evolutionary design of gate-level polymorphic digital circuits (Applications of Evolutionary Computing, LNCS 3449, p.185–194, Mar. 2005).

DOI: 10.1007/978-3-540-32003-6_19

[7] J. F. Miller, S. L. Harding: Cartesian genetic programming (Proc. Genetic and Evolutionary Computation, Springer Press, Jul. 2010, p.2927–2948).

[8] Z. Gajda, L. Sekanina: Gate-level optimization of polymorphic circuits using Cartesian Genetic Programming (Proc. IEEE Congress. Evolutionary Computation, IEEE Press, May 2009, p.1599–1604).

DOI: 10.1109/cec.2009.4983133