Design of a Reconfigurable Coprocessor for Double Precision Floating Point Matrix Algorithms

Abstract:

Article Preview

Double precision floating point matrix operations are wildly used in a variety of engineering and scientific computing applications. However, it’s inefficient to achieve these operations using software approaches on general purpose processors. In order to reduce the processing time and satisfy the real-time demand, a reconfigurable coprocessor for double precision floating point matrix algorithms is proposed in this paper. The coprocessor is embedded in a Multi-Processor System on Chip (MPSoC), cooperates with an ARM core and a DSP core for high-performance control and calculation. One algorithm in GPS applications is taken for example to illustrate the efficiency of the coprocessor proposed in this paper. The experiment result shows that the coprocessor can achieve speedup a factor of 50 for the quaternion algorithm of attitude solution in inertial navigation application compare with software execution time of a TI C6713 DSP. The coprocessor is implemented in SMIC 0.13μm CMOS technology, the synthesis time delay is 9.75ns, and the power consumption is 63.69 mW when it works at 100MHz.

Info:

Periodical:

Edited by:

Qi Luo

Pages:

1037-1042

DOI:

10.4028/www.scientific.net/AMM.58-60.1037

Citation:

S. L. Li et al., "Design of a Reconfigurable Coprocessor for Double Precision Floating Point Matrix Algorithms", Applied Mechanics and Materials, Vols. 58-60, pp. 1037-1042, 2011

Online since:

June 2011

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.