Mapping Routing Lookup Algorithm on Many-Core Architecture Based on SPM and Cache Mixed Method

Lei Yu; Zhi Yong Liu; Dong Rui Fan; Yi Ke Ma; Feng Long Song; Xiao Chun Ye; Wei Zhi Xu

doi:10.4028/www.scientific.net/AMM.58-60.1226

Paper Titles

Simulation and Experiment on High-Voltage Pulse Steepened by Switch
p.1205

Research on Logistics Modeling Method Based on Complex Network Theories
p.1210

Predictive Model for BOF Steelmaking Using RBF Neural Network
p.1214

Automatic Question Answering System Based on Contextual Interaction
p.1219

Mapping Routing Lookup Algorithm on Many-Core Architecture Based on SPM and Cache Mixed Method
p.1226

Research on a Multi-Objective Genetic Algorithm for Rational Agent Learning Model
p.1232

OOSPN-Based Modeling and Simulation of Tridimensional Rail Net Transmission System in Container Terminal
p.1240

Decoding of Dot-Distribution Coded Targets and EO Device
p.1246

Dynamic Simulation of Electric Nail Gun Test Rig
p.1252

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 58-60Mapping Routing Lookup Algorithm on Many-Core...

Mapping Routing Lookup Algorithm on Many-Core Architecture Based on SPM and Cache Mixed Method

Abstract:

With the development of the computing ability of many-core processor, the acceleration of parallel programs on many-core has become the research focus. The network packet processing is an important application of large-scale parallel processing. Thus, many researchers have great interests on the acceleration of packet processing on many-core processor. We select the IP routing lookup algorithm as our target application. We have analyzed the feature of packet lookup algorithm based on binary tree and propose a novel parallel lookup algorithm SCMRL (Spm and Cache Mixed Routing Lookup). We describe the whole process of SCMRL in details. The results of experiments on Godson-T many-core architecture show the better performance than the baseline algorithm.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 58-60)

Pages:

1226-1231

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.58-60.1226

Citation:

Cite this paper

Online since:

June 2011

Authors:

Lei Yu, Zhi Yong Liu, Dong Rui Fan, Yi Ke Ma, Feng Long Song, Xiao Chun Ye, Wei Zhi Xu

Keywords:

Cache, Many-Core, Packet Processing, Parallelism, Routing Lookup

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] A. K, R. Bodik, B.C. Catanzaro. The Landscape of Parallel Computing Research: A View from Berkeley, http: /www. eecs. berkeley. edu/Pubs/TechRpts/2006/EECS-2006-183. html, (2006).

Google Scholar

[2] S. Vangal, J. Howard, G. Ruhl, and et. al. An 80-tile 1. 28TFLOPS network-on-chip in 65nm CMOS,. pages 98-589, In Procs. Of 2007 Intl. Solid-State Circuits Conf., Feb. (2007).

DOI: 10.1109/isscc.2007.373606

Google Scholar

[3] G. Almasi, C. Cascaval, et. al. Dissecting Cyclops: A Detailed Analysis of a Multithreaded Architecture, ACM SIGARCH Computer Architecture News, Volume 31, Issue 1, 2003, pp.26-38.

DOI: 10.1145/773365.773369

Google Scholar

[4] P. Kongetira, K. Aingaran, et al. Niagara: A 32-Way Multithreaded Sparc Processor. HotChips'16, (2005).

DOI: 10.1109/mm.2005.35

Google Scholar

[5] L. Peterson, S.C. Karlin, K. Li , OS Support for General-Purpose Routers, In Proc. 7th Workshop on Hot Topics in Operating Systems , pages : 38.

DOI: 10.1109/hotos.1999.798375

Google Scholar

[6] P. Gupta, S. Lin., N. Mckeown, Routing lookups in hardware at memory access speeds. Proceedings of the IEEE INFOCOM. San Francisco: IEEE Computer Society, 1998. 1240-1247.

DOI: 10.1109/infcom.1998.662938

Google Scholar

[7] V., Srinivasan, G. Varghese,. Fast IP lookups using controlled prefix expansion. ACM Transactions on Computer Systems, 1999, 17(1): 1-40.

DOI: 10.1145/296502.296503

Google Scholar

[8] S. Nilsson, ., G. Karlsson, IP Address lookup using LC-Tries. IEEE Journal on Selected Areas in Communications, 1999, 17(6): 1083-1092.

DOI: 10.1109/49.772439

Google Scholar

[9] D. Shah，P. Gupta. Fast Updating Algorithms for TCAMS IEEE Micro，2001, 13(2): 36-47.

Google Scholar

[10] W. Lin, X. C Ye, F.L. Song et al. Using write mask to support hybrid write-back and write-through cache policy on Many-core architectures, Chinese Journal of Computers, Vol 32, No. 11 , 1918-1927，Nov. (2008).

DOI: 10.3724/sp.j.1016.2008.01918

Google Scholar

[11] G. P Long, J. C Zhang, D. R Fan. Architectural Support and Evaluation of Cilk Language on Many-Core Architectures, Chinese Journal of Computers, Vol 32, No. 11 , 1975-1985，Nov. (2008).

DOI: 10.3724/sp.j.1016.2008.01975

Google Scholar