The Design of FPGA-Based Real Time Intrusion Detection NIC

Article Preview

Abstract:

The amount of intrusion detection calculation based on software is heavy, which can not satisfy the needs of modern network bandwidth; the intrusion detection technology based on hardware is an ideal method for accelerating network processing. The thesis proposes a design scheme for FPGA-based real time intrusion detection NIC, and introduces the hardware and software structure of the system n details. The system communicates with the operation system directly via PCI bus, achieves the organic combination of software detection and hardware detection, and overcomes the slow response speed of the system when only software is used for intrusion detection. In system hardware detection, with FPGA as core, arranging various intrusion detection algorithms in FPGA for parallel running can improve the real time and reliability of the system.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

2585-2591

Citation:

Online since:

June 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] H. Debar,M. Dacier and A. Wespi: Towards ataxonomy of Intrusion-deteeti Systems. Computer Networks, 31(8), April (1999).

DOI: 10.1016/s1389-1286(98)00017-6

Google Scholar

[2] Liu Na, Wang Wei: The Conspectus of Intrusion Detection Technology, China Data Communication, Jan. (2004).

Google Scholar

[3] ZHOU Jianguo , CAO Qingguo , ZHAO Qingjun: Research on Computer Network Intrusion Detection System, Computer Engineeringm, 29(2), (2003).

Google Scholar

[4] QING Si-han, JIANG Jian-chun, MA Heng-tai: Research on intrusion detection techniques. Journal of China Institute of Communications, 25(7): 20~29, (2004).

Google Scholar