The Design and Implement of SSD Chip with Multi-Bus and 8 Channels

Abstract:

Article Preview

As networks and the development of information technology, the traditional machinery hard in some areas has been unable to satisfy the speed and performance requirements, and appeared SSD(solid state disk). This article describes the design of a high-performance SSD control chip,the SSD control chip intergrate internal ARM7 processor, by AHB bus to rapid implement the dma data transmission, the interface with nandflash adopted eight, which can achieve on the parallel operation and improve nandflash interface speed. With the host interface uses sata2.Firmware use of the FTL algorithms, including and of the operation of the mapping. A balanced mix of wear and tear, a bad piece of management and garbage collection, and more efficient to access to SSD, improved ssd life. That the SSD chip for reading speed 200MB/S, the maximum writing speed is 140MB/s.

Info:

Periodical:

Edited by:

Qi Luo

Pages:

2592-2596

DOI:

10.4028/www.scientific.net/AMM.58-60.2592

Citation:

Z. L. Yu et al., "The Design and Implement of SSD Chip with Multi-Bus and 8 Channels", Applied Mechanics and Materials, Vols. 58-60, pp. 2592-2596, 2011

Online since:

June 2011

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.