High-Speed Low-Power Bulk-Controlled Sense-Amplifier D Flip-Flop

Abstract:

With the development of digital very large scale integrated circuits (VLSI), how to reduce the power dissipation and improve the operation speed are two aspects among the most concerned fields. Based on sense amplifier technology and bulk-controlled technique, this paper proposes a bulk-controlled sense-amplifier D flip-flop (BCSADFF). Firstly, this flip-flop can change the threshold voltage of the NMOS by inputting control signals from the substrate so as to control the operating current. Secondly, the traditional RS flip-flop composed of two NAND gates is improved to a couple of inverters based on pseudo-PMOS dynamic technology. Therefore, the proposed BCSADFF can both effectively reduce the power dissipation and improve the circuit speed. Thirdly, the designed BCSADFF can work normally with ultra-dynamic voltage scaling from 1.8 V to 0.6V for SMIC 0.18-um standard CMOS process. Lastly, the Hspice simulation result shows that, compared with the traditional sense-amplifier D flip-flop (SADFF), the power dissipation of the BCSADFF is significantly reduced under the same operating conditions. When the power supply voltage is 0.9V, the power dissipation and delay of the SADFF is 6.54uW and 0.386ns while that of the proposed BCSADFF is 2.09uW and 0.237ns.

• Periodical: Applied Mechanics and Materials (Volumes 713-715)
• Pages: 1042-1047
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.713-715.1042
• Online since: January 2015
• Authors: Xiao Ying Deng*, Yan Yan Mo, Jian Hui Ning
• Keywords: Bulk-Controlled, DFF, High Speed, Low Power, Sense-Amplifier

References

[1] H. Kawaguchi, T. Sakurai, A reduced clock-swing flip-flop (RCSFF) for 63% power reduction, IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp.807-811, May (1998).

DOI: 10.1109/4.668997

[2] Benton H. Calhoun, Anantha P. Chandrakasan, Ultra-Dynamic Voltage Scaling (UDVS) Using Sub-Threshold Operation and Local Voltage Dithering, IEEE Journal of Solid-State Circuits, vol. 41, no. 1, pp.238-245, Jan. (2006).

DOI: 10.1109/jssc.2005.859886

[3] Verma N. Kwong J. Chandrakasan A.P., Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits, IEEE Trans. on Electron Devices, Vol. 55, no. 1, pp.163-174, Jan. (2008).

DOI: 10.1109/ted.2007.911352

[4] Hongli Gao, Fei Qiao, Dingli Wei, et al., A Novel Low-Power and High-Speed Master-Slave D Flip-Flop, in Proc. IEEE TENCON Region 10 Conference, Nov. 2006, pp.1-4.

DOI: 10.1109/tencon.2006.344110

[5] Didem Z. Turker, Sunil P. Khatri, Edgar Sánchez-Sinencio, A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications, IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 58, no. 6, pp.1225-1237, Jun. (2011).

DOI: 10.1109/tcsi.2010.2103170

[6] H. Kawaguchi, T. Sakurai, A reduced clock-swing flip-flop(RCSFF) for 63% power reduction, IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp.807-811, May (1998).

DOI: 10.1109/4.668997

[7] Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolić, DigitalIntegrated Circuits A Design Perspective, Pearson Academic, London, 2003, pp.260-261.

[8] R. Ahmadi, A Low Power Sense Amplifier Flip-Flop With Balanced Rise/Fall Delay, in Proc. IEEE International Conference on Electronics, Circuits and Systems, Dec. 2006, pp.1292-1295.

DOI: 10.1109/icecs.2006.379718

[9] F. Moradi, C. Augustine, et al., Data-dependant sense-amplifier flip-flop for low power applications, in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2010, pp.1-4.

DOI: 10.1109/cicc.2010.5617468

[10] B. Brindha, V.S. Kanchana Bhaaskaran, et al., Optimization of sense amplifier energy recovery flip-flop, in Proc. IEEE International Conference on Electronics Computer Tech., April 2011, pp.317-319.

DOI: 10.1109/icectech.2011.5941614

[11] Noboru Sakimura, Tadahiko Sugibayashi, et al., Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs, IEEE Journal of Solid-State Circuits, vol. 44, no. 8, pp.2244-2250, Aug. (2009).

DOI: 10.1109/jssc.2009.2023192

[12] Djaafar Chabi1, Weisheng Zhao, Jacques-Olivier Klein, et al., Low power magnetic flip-flop based on checkpointing and self-enable mechanism, in Proc. IEEE 11th International New Circuits and Systems Conf., Jun. 2013, pp.1-4.

DOI: 10.1109/newcas.2013.6573616

[13] Vehbi Calayir, Dmitri E. Nikonov, Sasikanth Manipatruni, et al., Static and Clocked Spintronic Circuit Design and Simulation With Performance Analysis Relative to CMOS, IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 61, no. 2, pp.393-406, Feb. (2014).

DOI: 10.1109/tcsi.2013.2268375

[14] Djaafar Chabi, Weisheng Zhao, Claude Chappert, et al., Ultra Low Power Magnetic Flip-Flop Based onCheckpointing/Power Gating and Self-Enable Mechanisms, IEEE Trans. Circuits and Systems-I: Regular Papers, vol. 61, no. 6, pp.1755-1765, Jun. (2014).

DOI: 10.1109/tcsi.2013.2295026

[15] Klaus von Arnim, Eduardo Borinski, Peter Seegebrecht, and et al., Efficiency of Body Biasing in 90-nm CMOS for Low-Power Digital Circuits, IEEE Journal of Solid- State Circuits, vol. 40, no. 7, pp.1549-1556, Jul. (2005).

DOI: 10.1109/jssc.2005.847517

[16] Maurice Meijer, José Pineda de Gyvez, Body-Bias-Driven Design Strategy for Area and Performance-Efficient CMOS Circuits, IEEE Trans. Very Large Scale Integration(VLSI) Systems, vol. 20, no. 1, p.42–51, Jan. (2012).

DOI: 10.1109/tvlsi.2010.2091974

[17] Junrui Qin, Shuming Chen, Changguo Guo, et al., Simulation Study of the Single-Event Effects Sensitivity in Nanoscale CMOS for Body-Biasing Circuits, IEEE Trans. Device and Materials Reliability, vol. 14, no. 2, pp.639-644, Jun. (2014).

DOI: 10.1109/tdmr.2014.2308592

[18] S. Chatterjee, Y. Tsividis, and P. Kinget, 0. 5-V analog circuit techniques and their application in OTA and filter design, IEEE Journal of Solid- State Circuits, vol. 40, no. 12, p.2373–2387, Dec. (2005).

DOI: 10.1109/jssc.2005.856280

[19] Hooman Rashtian, Shahriar Mirabbasi: IEEE Trans. Circuits and Systems-I: Regular Papers, 61(2014) 1638.