Design of a High-Reliability FPGA Platform for High-Resolution Image Process System

Abstract:

With continuous advancement in science and technology, the image quality has entered an era of full-HD. This study developed a high-reliability image processing system platform, based on the FPGA platform. By using a high-reliability hardware platform development process, and with the aid of the simulation software, this study simulated the transmission integrity of the high-speed digital signals on the PCB. The proposed method was used to build a FPGA-based high-reliability image processing system platform. The implementation in this study, with the length of the Clock and DQS signal line of DDR2 being controlled within 555 mil, was discussed, and the errors were analyzed. The simulated value of the tDQSCK was 195.048 ps, the measured value was 215 ps, and the standard value of the JEDEC was less than 350 ps. Between the simulated value and the measured value, there was only an error of about 9.3%, which meets the reliability requirement. The length tolerance of the signal line laid was 38.5% better than the standard value of the JEDEC.

• Periodical: Applied Mechanics and Materials (Volumes 764-765)
• Pages: 1283-1287
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.764-765.1283
• Online since: May 2015
• Authors: Wen Tzeng Huang, Hung Li Tseng, Jian Cheng Dai, Chin Hsing Chen*, Sun Yen Tan
• Keywords: CCD Sensor, FPGA, Full-HD, High Resolution, Image Signal Process System

References

[1] E.M. Sevick-Muraca, Fluorescence-enhanced optical imaging and tomography for cancer di-agnostics, Biomedical Imaging: Nano to Macro, IEEE International Symposium on, Texas, Vol. 2, 2004, pp.1482-1485.

DOI: 10.1109/isbi.2004.1398830

[2] B. Bennett, G. Witherspoon, and T. Barker, High definition video transcoding for transport over satellite, Military Communications Conference (MILCOM) , 2012, pp.1-5.

DOI: 10.1109/milcom.2012.6415769

[3] Y.L. Liu, Y. Liang, and Y.Y. Cheng, De-sign and implementation of image acquisition system based on ARM and Linux, Electronics and Optoelectronics (ICEOE), 2011, p. V3 49-52.

DOI: 10.1109/iceoe.2011.6013297

[4] F. Zhang, H.Y. Wang, J.Y. Zhang, and W.X. Peng, The design of array CCD data acquisition system based on FPGA control, Electric Information and Control Engineering (ICEICE), 2011, pp.4601-4603.

DOI: 10.1109/iceice.2011.5777876

[5] IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI), 21 March 1996 (IEEE Standard 1596. 3-1992).

DOI: 10.1109/ieeestd.1996.81028

[6] High-Definition Multimedia Interface Specification Version 1. 4b October 11, (2011).

[7] D.A. Tagliente, Low-cost and small footprint solution for testing low-voltage differential signal video displays, IEEE Instrumentation & Measurement Magazine, Vol. 16, No. 4, 2013, pp.16-21.

DOI: 10.1109/mim.2013.6572947

[8] X.P. Bai, G. Chen, and Y.F. Wei, Study on the Simulation Method for Universal Serial Bus 2. 0 Hard Design Based on Smart-Model, Second International Conference on Systems (ICSONS), Martinique, 2007, pp.22-28.

[9] H. Zhang, Q. He, S. Liu, and H.G. Yang, The design for LVDS high-speed data acquisition and transmission system based on FPGA, Communication Software and Net-works (ICCSN), 2011, pp.383-386.