Design and Analysis of CMOS Linear Feedback Shift Registers for Low Power Application

Abstract:

Chip manufacturing technologies have been a key to the growth in all electronics devices over the past decade, bringing added convenience and accessibility through advantages in cost, size, and power consumption. Using recent CMOS technology, LFSR is implemented until layout level which develops low power application. One of the most frequent uses of a LFSR inside a FPGA is as a counter. Using a LFSR instead of a binary counter can increase the clock rate considerably due to the low routing resource required to produce the next state logic. This paper explores the LFSR using different architecture in a 0.18μm CMOS technology. There are 3 type architecture implemented into LFSR which is NAND gates, pass transistor and transmission gates. Those LFSR are compare in term of CMOS layout, hardware implementation and power consumption using Mentor Graphics tools. Thus, it provides analysis of LFSR for low power application in CMOS VLSI.

• Periodical: Applied Mechanics and Materials (Volume 833)
• Pages: 111-118
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.833.111
• Online since: April 2016
• Authors: Hasrul Nisham bin Rosly, Mamun bin Ibne Reaz, Noorfazila Kamal, Fazida Hanim Hashim
• Keywords: CMOS, Linear Feedback Shift Registers, NAND Gated, Pass Transistor, Transmission Gate

References

[1] M. Kalaiselvi and K.S. Neelukumari, LFSR-reseeding scheme for achieving test coverage, in 2013 International Conference on Information Communication and Embedded Systems (ICICES), Chennai, Tamilnadu, India, 2013, pp.1209-1213.

DOI: 10.1109/icices.2013.6508303

[2] Lifeng Feng, Xiaofeng Wang, and Yingjue Fang, An Improved Algorithm of Stream Cipher Based on LFSR, in 2012 8th International Conference on Wireless Communications, Networking and Mobile Computing (WiCOM), Shanghai, China, 2012, pp.1-4.

DOI: 10.1109/wicom.2012.6478414

[3] W. Aloisi and R. Mita, Gated-Clock Design of Linear-Feedback Shift Registers, IEEE Transactions on Circuits and Systems II: Express Briefs, pp.546-550, (2008).

DOI: 10.1109/tcsii.2007.914901

[4] R.S. Katti, Xiaoyu Ruan, and H. Khattri, Multiple-output low-power linear feedback shift register design , IEEE Transactions on Circuits and Systems I: Regular Papers, pp.1487-1495, (2006).

DOI: 10.1109/tcsi.2006.877889

[5] Hong-Sik Kim and Sungho Kang, Increasing encoding efficiency of LFSR reseeding-based test compression, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp.913-917, (2006).

DOI: 10.1109/tcad.2005.855977

[6] S. Krishnaswamy and H.K. Pillai, On the Number of Linear Feedback Shift Registers with a Special Structure, IEEE Transactions on Information Theory, pp.1783-1790, (2012).

DOI: 10.1109/tit.2011.2174332

[7] Jui-Chieh Lin, Sao-Jie Chen, and Yu Hen Hu, Cycle-Efficient LFSR Implementation on Word-Based Microarchitecture, IEEE Transactions on Computers, pp.832-838, (2012).

DOI: 10.1109/tc.2012.14

[8] Hong Lv, Jian-Xia Xie, Jun-Chu Fang, and Peng Qi, Generating of a nonlinear pseudorandom sequence using linear feedback shift register, in 2012 International Conference on ICT Convergence (ICTC), Jeju Island , 2012, pp.432-435.

DOI: 10.1109/ictc.2012.6387168

[9] V. Marudhai, Implementation of LFSR on ASIC, in 2012 Annual IEEE India Conference (INDICON), Kochi, 2012, p. IEEE Conference Publications.

DOI: 10.1109/indcon.2012.6420628

[10] N. A Doshi and S. B Dhobale, LFSR Counter Implementation in CMOS VLSI, in Proceedings of World Academy of Science, Engineering And Technology, Kuala Lumpur, 2008, pp.942-946.

[11] N. Mukherjee, J. Rajski, G. Mrugalski, A. Pogiel, and J. Tyszer, Ring Generator: An Ultimate Linear Feedback Shift Register, Computer, 44 (6) 64-71, (2011).

DOI: 10.1109/mc.2010.334

[12] P. Murali and G. Senthilkumar, Modified Version of Playfair Cipher Using Linear Feedback Shift Register, in International Conference on Information Management and Engineering, 2009. ICIME '09, Kuala Lumpur, 2009, pp.488-490.

DOI: 10.1109/icime.2009.86

[13] D. Muthiah and A. Arockia Bazil Raj, Implementation of high-speed LFSR design with parallel architectures, in 2012 International Conference on Computing, Communication and Applications (ICCCA), Dindigul, Tamilnadu, 2012, pp.1-6.

DOI: 10.1109/iccca.2012.6179137

[14] V. Sidorenko, G. Richter, and M. Bossert, Linearized Shift-Register Synthesis, IEEE Transactions on Information Theory, pp.6025-6032, (2011).

DOI: 10.1109/tit.2011.2162173

[15] S. Sivanantham, G. Gopakumar, A. Pandey, and M.J. Paikada, Adaptive test clock scheme for low transition LFSR and external scan based testing, in 2013 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, INDIA, 2013, pp.1-5.

DOI: 10.1109/iccci.2013.6466280