Circuitry Design Feature of Stages with High-Gain Coefficient on Field-Effect Transistors

Article Preview

Abstract:

The feature of implementing of loops with self-compensation of CMOS transistors differential resistance in the gain stages is reviewed. Shown that these compensation loops reduce the parametric sensitivity of the stage and the transistors output capacitance influence on a range of operating frequencies. А set of loops of cancellation of the CMOS transistors parasitic parameters influence on stage cutoff frequency was proposed. The conclusions were made. An example of cost-stage high gain was given.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

589-596

Citation:

Online since:

August 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] A.S. Korotkov, «Integral (microelectronic) radiocontrolled communication devices» Microelectronics, RSA, 2006, t. 35., №4, pp.288-305 (in Russia).

Google Scholar

[2] A.S. Korotkov, D.V. Morozov, M.M. Pilipko, A. Sinha Delta-Sigma ADC for Ternary Code System, Proceeding International Symposium Signals, Circuit and Systems, IASI, Romania, 2007, pp.1-4.

DOI: 10.1109/isscs.2007.4292653

Google Scholar

[3] S.G. Krutchinsky, N.N. Prokopenko, E.I. Starchenko Structurally topological principles of self-compensation in electronic devices", Proceeding ICCSC, 04, Moscow, Russia, pp.26-30.

Google Scholar

[4] S.G. Krutchinsky, N.N. Prokopenko, A.D. Kolbasyuk Methods of compensation of parasitic parameters of transistors in analogue integrated circuits", Proceeding ICCSC, 04, Moscow, Russia, pp.31-35.

Google Scholar

[5] www. ihp-microelectronics. com.

Google Scholar