A New Switched-Capacitor Multiply-by-Two Amplifier with Reduced Mismatch Sensitivity

Chi Chang Lu

doi:10.4028/www.scientific.net/AMR.403-408.1224

Paper Titles

Study of Heating Effect on Specific Surface Area, and Changing Optical Properties of ZnO Nanocrystals
p.1205

IP Flow Data Correlation with Inference Rules
p.1211

A Beamformer Employing Pseudo-Interference Technique for Digital Communication Systems
p.1214

An ASIC Design of a High-Speed Clock and Data Recovery Circuit
p.1218

A New Switched-Capacitor Multiply-by-Two Amplifier with Reduced Mismatch Sensitivity
p.1224

A Model of Threshold for the Two Stock Market Returns: Study of the Stock Markets in Switzerland and Canada
p.1228

An Improved Multi-Classifier Road Detection Applied to Navigation of Automatic Land Vehicle through Remote Calling
p.1233

Web 2.0-Based E-Learning: A Probe into the Application of Online Social Networking in College Freshman English Curriculum
p.1240

A Novel AR-Based Interactive E-Learning Platform
p.1244

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 403-408A New Switched-Capacitor Multiply-by-Two Amplifier...

A New Switched-Capacitor Multiply-by-Two Amplifier with Reduced Mismatch Sensitivity

Abstract:

A new switched-capacitor multiply-by-two amplifier with an accurate gain of two is presented. The proposed architecture requires only one opamp in four phases to generate two effective outputs. It significantly suppresses the gain error due to capacitor-mismatch and also provides a better power efficiency. Monte-Carlo simulation results are presented to confirm the feasibility of this new technique, demonstrating its suitability for high-resolution pipelined A/D converter.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 403-408)

Pages:

1224-1227

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.403-408.1224

Citation:

Cite this paper

Online since:

November 2011

Authors:

Chi Chang Lu

Keywords:

Multiply-by-Two Amplifier, Pipelined ADC, Switched-Capacitor

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] M. Taherzadeh-Sani and A. A. Hamoui, Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs, IEEE Trans. Circuits Syst. II, vol. 53, no. 9, pp.966-970, Sept. (2006).

DOI: 10.1109/tcsii.2006.879097

Google Scholar

[2] P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, A ratio-independent algorithmic analog-to-digital conversion technique, IEEE J. Solid-State Circuits, vol. 19, no. 6, pp.828-836, Dec (1984).

DOI: 10.1109/jssc.1984.1052233

Google Scholar

[3] Bang-Sup Song, M. F. Tompsett, and K. R. Lakshmikumar, A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter, IEEE J. Solid-State Circuits, vol. 23, no. 6, pp.1324-1333, Dec. (1988).

DOI: 10.1109/4.90028

Google Scholar

[4] Hsin-Shu Chen, Bang-Sup Song, and K. Bacrania, A 14-b 20-Msamples/s CMOS pipelined ADC, IEEE J. Solid-State Circuits, vol. 36, no. 6, pp.997-1001, June (2001).

DOI: 10.1109/4.924862

Google Scholar

[5] Yun Chiu, Inherently linear capacitor error-averaging techniques for pipelined A/D conversion, IEEE Trans. Circuits Syst. II, vol. 47, no. 3, pp.229-232, March (2000).

DOI: 10.1109/82.826750

Google Scholar

[6] Yun Chiu, P. R. Gray, and B. Nikolic, A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR, IEEE J. Solid-State Circuits, vol. 39, no. 12, pp.2139-2151, Dec. (2004).

DOI: 10.1109/jssc.2004.836232

Google Scholar

[7] H. Zare-Hoseini, O. Shoaei and I. Kale, Multiply-by-two gain stage with reduced mismatch sensitivity, Electron. Lett., vol. 41, no. 6, pp.289-290, March (2005).

DOI: 10.1049/el:20057190

Google Scholar