Design of the Circuits for a CMOS CAN Transceiver Chip with Slew Rate Control

Abstract:

In this paper, the design of a CMOS transceiver circuits for CAN bus based on 0.5μm n-well CMOS process is presented. It has the advantages of high speed, high driving capability and strong anti-interference capability. It is mainly made up of a receiver and a transmitter which includes the input stage circuit, the middle stage circuit, the slew rate control circuit and the output stage circuit. With five cascaded inverters, the middle stage circuit can provide a high driving current and a small delay. In the slew rate control circuit, due to a variable charge or discharge current source, the slew rate of output signal could be adjusted continuously by an external resistance Rs. So it is very convenient for the chip to be applied in different modes and at different rates. The output stage circuit has the function of short-circuit protection, overvoltage and undervoltage protection. The receiver circuit is a hysteresis comparator introduced by a positive feedback to reduce the differential noise effectively, and it has a small temperature coefficient too. Hspice simulation results show that the transceiver meets the ISO-11898 standards and could operate at the rate of 1Mbit/s.

• Periodical: Advanced Materials Research (Volumes 433-440)
• Pages: 1895-1902
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.433-440.1895
• Online since: January 2012
• Authors: Hui Hui Zhan, Shao Xin Zong, Xiu Gang Han, Chuan Nan Li
• Keywords: CAN Bus, CMOS Process, Slew Rate Control, Transceiver

References

[1] S. Digwalekar, Controller area network interface design, , Texas Tech. University, Master thesis, (2005).

[2] A. Gomes, P.S. Júnior, I. Nascimento, EMC-EMI Optimized High Speed CAN Line Driver, , ISBN: 1-59593-174-0, ACM New York, USA, (2005).

DOI: 10.1109/sbcci.2005.4286824

[3] P. Pauletti, H. Carpenter and Tien-Feng Chen, Common mode stabilization circuit for differential bus networks, , United States Patent 7, 242, 227 B2，(2007).

[4] E. Teggatz, J. Baldwin, Driver for controller area network, , United States Paten 6, 324, 044 B1, (2001).

[5] B. Razavi. Design of Analog CMOS Integrated Circuits, The McGraw-Hill Companies Inc, (2001).

[6] C.S. Choy, M.H. Ku and C.F. Chan, A low power-noise output driver with an adaptive characteristicapplicable to a wide range of loading conditions, IEEE Journal of Solid-State Circuits, 32(6), 1997. 7, p.913 – 917.

DOI: 10.1109/4.585299

[7] S. Bolz, Protective circuit for protection against over-voltage for a CAN bus transceiver, United States Patent 7, 218, 497 B2, (2007).

[8] Bruun. E, Reverse-voltage protection methods for CMOS circuits, IEEE Journal of Solid-State Circuits, 24(1), 1989, p.100 – 103.

DOI: 10.1109/4.16309

[9] S. Watarai, Output circuit with overvoltage protection, United States Patent 5, 864, 245, (1999).

[10] E. Varrientos and E. Sanchez-Sinencio, A 4-D chaotic oscillator based on a differential hysteresis comparator, Fundamental Theory and Applications, 45(1), 1998. 1, p.3 – 10.

DOI: 10.1109/81.660745

[11] Wei-Shang Chu and K. Wayne Current, A CMOS Voltage Comparator with Rail-to-Rail Input-Range, Analog Integrated Circuits and Signal Processing (1999), pp.145-149, (1999).

DOI: 10.1109/mwscas.1997.666058

[12] J. Kosiec, CMOS comparator output circuit with high gain and hysteresis, United States Patent, 5, 945, 852, (1999).