The Design and Implementation of a Parallel Configurable Paseudorandom Sequence Generator

Article Preview

Abstract:

In this paper, we study the implements a data rate can be adjusted, m series can be equipped with pseudo-random series of sequence generator. This design in the basis of linear feedback shift register, through the linear feedback function to produce mould the longest m sequence. In order to carry on it, we use the hardware description language VHDL, take advantage of the FPGA reconfigurability and flexibility, using Quartus II 8.0 for the integrated wiring, and give the Model simulation waveforms. For the sake of verifying the feasibility of this design, we adapt it to the DE2 board, and with an oscilloscope and other equipment were tested.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 468-471)

Pages:

1903-1906

Citation:

Online since:

February 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] I.M Sobol, Yu.L Levitan.A pseudo-random number generator for personal computers [J], Computers & Mathematics with Applications. March 2004.

DOI: 10.1016/s0898-1221(99)00057-7

Google Scholar

[2] Yufeng Liang , P.A. Whitlock.A new empirical test for parallel pseudo-random number generators [J]. Mathematics and Computers in Simulation, February 2007.

DOI: 10.1016/s0378-4754(00)00255-x

Google Scholar

[3] S. Sánchez, R. Criado, C. Vega.A generator of pseudo-random numbers sequences with a very long period, October 2005.

DOI: 10.1016/j.mcm.2005.09.009

Google Scholar

[4] Duan Yingkang. Design of a Pseudo-Random Sequence Generator Based on FPGA [J]. Electronic Component & Device Applications,Vol.12(2010),p.49.

Google Scholar