Design of FPGA-Based Fault-Tolerant Embedded System

Abstract:

Fault tolerant is one of major requirements for embedded systems. As the embedded systems become more and more complex, more chances for various fault. When design embedded system developer has to handle these faults. Before handling faults designer has to identify and understand the types and nature of faults.Faults is the sources for low dependability, faults can be hardware and software. Hardware faults can be distinguished from systematic faults like software or design errors. The Fault can be deleted, such as extensive testing or formal verification and tolerated by fault tolerance techniques. We restrict ourselves to the problem of fault tolerance and refer to other methods for troubleshooting.This paper discusses a new design method about the fault tolerant system of embedded system. We designed a fault tolerant system of data acquisition system in dynamically re-configurable FPGA. The experiment results show that the system not only be able to higher self-adaptive ability and reliability, but also can Through the FGPA to complete a specific algorithm.

• Periodical: Advanced Materials Research (Volumes 546-547)
• Pages: 1574-1579
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.546-547.1574
• Online since: July 2012
• Authors: Zhi Wen Xiong, Wen Feng Wang, Hong Zeng
• Keywords: Embedded System, Fault Tolerant, Field-Programmable Gate Array (FPGA), Reconfigurable Computing

References

[1] Yamasaki K, Ohtsuki T. Design of energy-efficient wireless sensor networks with censoring, on-off, and censoring and on-off sensors based on mutual information [J]. IEEE, 2005, 61(2): 1312-1316.

DOI: 10.1109/vetecs.2005.1543521

[2] Wigley, Kearney D. The first real operating system for reconfigurable computers [J]. Computer Systems Architecture Conference, 2001, 29(6): 130-137.

DOI: 10.1109/acac.2001.903375

[3] Esmail, C Tarek. Effective system and performance benchmarking for reconfigurable computers [J]. Field-Programmable Technology, 2004, 10(1109): 453-456.

DOI: 10.1109/fpt.2004.1393323

[4] Cerro Prada, Charlwood. Designing image processing applications using reconfigurable computing [J]. Image Processing And Its Applications, 1999, 465(1): 450–454.

DOI: 10.1049/cp:19990362

[5] Esmail, C Tarek. Effective system and performance benchmarking for reconfigurable computers[J]. Field-Programmable Technology, 2004, 10(1109): 453-456.

DOI: 10.1109/fpt.2004.1393323

[6] Ju hui, Zhongen Fu. Design of Intelligent Data Acquisition System of Synchronous Generator Based on ADE7758 [J]. INDUSTRIAL CONTROL COMPUTER. 2008, 21(1): 34-36.

[7] Bondalapati, K Prasanna. Reconfigurable computing systems [J]. Proceedings of the IEEE, 2002, 90(7): 1201 - 1217.

DOI: 10.1109/jproc.2002.801446

[8] Shibamurat H, Fukuyama M. EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA [J]. IEEE, 2004, 10(1109): 209-216.

DOI: 10.1109/fpt.2004.1393270

[9] Ou, J Prasanna. COMA: a cooperative management scheme for energy efficient implementation of real-time operating systems on FPGA based soft processors Field-Programmable Custom Computing [J]. Machines, 2005, 18(20): 139-148.

DOI: 10.1109/fccm.2005.26